blob: 74ee1457744adb3917bc0d9ef851da3b820b9f39 [file]
// Copyright 2020 The Fuchsia Authors
//
// Use of this source code is governed by a MIT-style
// license that can be found in the LICENSE file or at
// https://opensource.org/licenses/MIT
//! ARM CoreSight component identification and ROM table traversal, mirroring
//! `<dev/coresight/component.h>` and `<dev/coresight/rom_table.h>`.
#![no_std]
pub mod component;
pub mod rom_table;
pub use component::{
CIDR1, ClassId, ComponentIdRegister, DEVAFF, DEVARCH, DEVTYPE, DeviceAffinityRegister,
DeviceArchRegister, DeviceType, DeviceTypeRegister, MINIMUM_COMPONENT_SIZE, MajorType, PIDR0,
PIDR1, PIDR2, PIDR4, PeripheralId0Register, PeripheralId1Register, PeripheralId2Register,
PeripheralId4Register, arm, class_id_to_string, device_type_to_string, get_designer,
get_part_id,
};
pub use rom_table::{
Class0x1RomEntry, Class0x9Rom32BitEntry, Class0x9Rom64BitEntry, Class0x9RomDeviceIdRegister,
Class0x9RomEntryFormat, DEVID, RomTable, WalkError,
};