Sign in
fuchsia
/
third_party
/
github.com
/
llvm
/
llvm-project
/
refs/heads/users/dc03-work/spr/aarch64globalisel-improve-codegen-for-g_vecreduce_sminsmaxuminumax-for-odd-sized-vectors
/
.
/
mlir
/
.clang-format
blob: a74fda4b673453fea0a1ea5a807a62da9c6ab0f8 [
file
] [
log
] [
blame
]
BasedOnStyle
:
LLVM
AlwaysBreakTemplateDeclarations
:
Yes