Sign in
fuchsia
/
third_party
/
github.com
/
llvm
/
llvm-project
/
refs/heads/users/dc03-work/spr/aarch64globalisel-improve-codegen-for-g_vecreduce_sminsmaxuminumax-for-odd-sized-vectors
/
.
/
mlir
tree: 512634da460f272c01aa0e3ec51a50197daba3aa [
path history
]
[
tgz
]
benchmark/
cmake/
docs/
examples/
include/
lib/
python/
test/
tools/
unittests/
utils/
.clang-format
.clang-tidy
CMakeLists.txt
LICENSE.TXT
README.md
mlir/README.md
Multi-Level Intermediate Representation
See
https://mlir.llvm.org/
for more information.