blob: 694843d275320c213a6fe4e8909a534b36bac703 [file] [log] [blame]
[
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.Disable",
"strictness": "flexible",
"ordinal": "6801203551116864530",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplDisableRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_Disable_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.Enable",
"strictness": "flexible",
"ordinal": "6841235690679500367",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplEnableRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_Enable_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.GetInput",
"strictness": "flexible",
"ordinal": "7817708838856790305",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplGetInputRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_GetInput_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.GetNumInputs",
"strictness": "flexible",
"ordinal": "1765252283767610178",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplGetNumInputsRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_GetNumInputs_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.GetRate",
"strictness": "flexible",
"ordinal": "8929657353901184453",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplGetRateRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_GetRate_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.IsEnabled",
"strictness": "flexible",
"ordinal": "8305717377693703729",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplIsEnabledRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_IsEnabled_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.QuerySupportedRate",
"strictness": "flexible",
"ordinal": "4547220647138368491",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplQuerySupportedRateRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_QuerySupportedRate_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.SetInput",
"strictness": "flexible",
"ordinal": "1928552674084820511",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplSetInputRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_SetInput_Response",
"error": "int32"
},
{
"kind": "protocol/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl.SetRate",
"strictness": "flexible",
"ordinal": "6809132403476707390",
"direction": "two_way",
"request": "fuchsia.hardware.clockimpl/ClockImplSetRateRequest",
"response": "fuchsia.hardware.clockimpl/ClockImpl_SetRate_Response",
"error": "int32"
},
{
"kind": "protocol",
"name": "fuchsia.hardware.clockimpl/ClockImpl",
"openness": "open",
"transport": "driver"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplDisableRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplDisableRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplEnableRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplEnableRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplGetInputRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplGetInputRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplGetNumInputsRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplGetNumInputsRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplGetRateRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplGetRateRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplIsEnabledRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplIsEnabledRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplQuerySupportedRateRequest.hz",
"ordinal": "2",
"type": "uint64"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplQuerySupportedRateRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplQuerySupportedRateRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplSetInputRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplSetInputRequest.idx",
"ordinal": "2",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplSetInputRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplSetRateRequest.hz",
"ordinal": "2",
"type": "uint64"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImplSetRateRequest.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImplSetRateRequest"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetInput_Response.index",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetInput_Response"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetNumInputs_Response.n",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetNumInputs_Response"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetRate_Response.hz",
"ordinal": "1",
"type": "uint64"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImpl_GetRate_Response"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl_IsEnabled_Response.enabled",
"ordinal": "1",
"type": "bool"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImpl_IsEnabled_Response"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/ClockImpl_QuerySupportedRate_Response.hz",
"ordinal": "1",
"type": "uint64"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/ClockImpl_QuerySupportedRate_Response"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/DisableType"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/EnableType"
},
{
"kind": "union/member",
"name": "fuchsia.hardware.clockimpl/InitCall.delay",
"ordinal": "5",
"type": "int64"
},
{
"kind": "union/member",
"name": "fuchsia.hardware.clockimpl/InitCall.disable",
"ordinal": "2",
"type": "fuchsia.hardware.clockimpl/DisableType"
},
{
"kind": "union/member",
"name": "fuchsia.hardware.clockimpl/InitCall.enable",
"ordinal": "1",
"type": "fuchsia.hardware.clockimpl/EnableType"
},
{
"kind": "union/member",
"name": "fuchsia.hardware.clockimpl/InitCall.input_idx",
"ordinal": "4",
"type": "uint32"
},
{
"kind": "union/member",
"name": "fuchsia.hardware.clockimpl/InitCall.rate_hz",
"ordinal": "3",
"type": "uint64"
},
{
"kind": "union",
"name": "fuchsia.hardware.clockimpl/InitCall",
"strictness": "flexible"
},
{
"kind": "struct/member",
"name": "fuchsia.hardware.clockimpl/InitMetadata.steps",
"ordinal": "1",
"type": "vector<fuchsia.hardware.clockimpl/InitStep>"
},
{
"kind": "struct",
"name": "fuchsia.hardware.clockimpl/InitMetadata"
},
{
"kind": "table/member",
"name": "fuchsia.hardware.clockimpl/InitStep.call",
"ordinal": "2",
"type": "fuchsia.hardware.clockimpl/InitCall"
},
{
"kind": "table/member",
"name": "fuchsia.hardware.clockimpl/InitStep.id",
"ordinal": "1",
"type": "uint32"
},
{
"kind": "table",
"name": "fuchsia.hardware.clockimpl/InitStep"
},
{
"kind": "library",
"name": "fuchsia.hardware.clockimpl"
}
]