| ; Copyright (c) 2020-2021, Intel Corporation |
| ; |
| ; Redistribution and use in source and binary forms, with or without |
| ; modification, are permitted provided that the following conditions are met: |
| ; |
| ; * Redistributions of source code must retain the above copyright notice, |
| ; this list of conditions and the following disclaimer. |
| ; * Redistributions in binary form must reproduce the above copyright notice, |
| ; this list of conditions and the following disclaimer in the documentation |
| ; and/or other materials provided with the distribution. |
| ; * Neither the name of Intel Corporation nor the names of its contributors |
| ; may be used to endorse or promote products derived from this software |
| ; without specific prior written permission. |
| ; |
| ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" |
| ; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| ; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
| ; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE |
| ; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
| ; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
| ; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
| ; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
| ; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
| ; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
| ; POSSIBILITY OF SUCH DAMAGE. |
| |
| ; SKZ84: Use of VMX TSC Scaling or TSC Offsetting Will Result in |
| ; Corrupted Intel PT Packets |
| ; |
| ; When Intel(R) PT (Processor Trace) is enabled within a VMX (Virtual |
| ; Machine Extensions) guest, and TSC (Time Stamp Counter) offsetting or |
| ; TSC scaling is enabled for that guest, by setting primary |
| ; processor-based execution control bit 3 or secondary processor-based |
| ; execution control bit 25, respectively, in the VMCS (Virtual Machine |
| ; Control Structure) for that guest, any TMA (TSC(MTC Alignment) packet |
| ; generated will have corrupted values in the CTC (Core Timer Copy) and |
| ; FastCounter fields. Additionally, the corrupted TMA packet will be |
| ; followed by a bogus data byte. |
| ; |
| ; cpu 6/85 |
| ; cpu 6/106 |
| ; cpu 6/108 |
| ; cpu 6/143 |
| ; |
| |
| org 0x100000 |
| bits 64 |
| |
| ; @pt p0: psb() |
| ; @pt p1: fup(3: %l0) |
| ; @pt p2: mode.exec(64bit) |
| ; @pt p3: psbend() |
| l0: nop |
| |
| ; @pt p4: raw-8(0x02) |
| ; @pt raw-8(0x73) |
| ; @pt raw-8(0x01) |
| ; @pt raw-8(0x01) |
| ; @pt raw-8(0x01) |
| ; @pt raw-8(0x01) |
| ; @pt raw-8(0x00) |
| ; @pt raw-8(0x00) |
| |
| l1: hlt |
| ; @pt p5: fup(1: %l1) |
| ; @pt p6: tip.pgd(0: %l1) |
| |
| |
| ; @pt .exp(ptdump) |
| ;%0p0 psb |
| ;%0p1 fup 3: %?l0 |
| ;%0p2 mode.exec cs.l |
| ;%0p3 psbend |
| ;%0p4 <invalid> |
| ;%0p5 fup 1: %?l1.2 |
| ;%0p6 tip.pgd 0: %?l1.0 |
| |
| |
| ; @pt .exp(ptxed) |
| ;%0l0 # nop |
| ;[disabled] |