| //===-- VEISelLowering.h - VE DAG Lowering Interface ------------*- C++ -*-===// |
| // |
| // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. |
| // See https://llvm.org/LICENSE.txt for license information. |
| // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception |
| // |
| //===----------------------------------------------------------------------===// |
| // |
| // This file defines the interfaces that VE uses to lower LLVM code into a |
| // selection DAG. |
| // |
| //===----------------------------------------------------------------------===// |
| |
| #ifndef LLVM_LIB_TARGET_VE_VEISELLOWERING_H |
| #define LLVM_LIB_TARGET_VE_VEISELLOWERING_H |
| |
| #include "VE.h" |
| #include "llvm/CodeGen/TargetLowering.h" |
| |
| namespace llvm { |
| class VESubtarget; |
| |
| namespace VEISD { |
| enum NodeType : unsigned { |
| FIRST_NUMBER = ISD::BUILTIN_OP_END, |
| |
| Hi, |
| Lo, // Hi/Lo operations, typically on a global address. |
| |
| GETFUNPLT, // load function address through %plt insturction |
| GETTLSADDR, // load address for TLS access |
| GETSTACKTOP, // retrieve address of stack top (first address of |
| // locals and temporaries) |
| |
| CALL, // A call instruction. |
| RET_FLAG, // Return with a flag operand. |
| GLOBAL_BASE_REG, // Global base reg for PIC. |
| }; |
| } |
| |
| class VETargetLowering : public TargetLowering { |
| const VESubtarget *Subtarget; |
| |
| public: |
| VETargetLowering(const TargetMachine &TM, const VESubtarget &STI); |
| |
| const char *getTargetNodeName(unsigned Opcode) const override; |
| MVT getScalarShiftAmountTy(const DataLayout &, EVT) const override { |
| return MVT::i32; |
| } |
| |
| Register getRegisterByName(const char *RegName, LLT VT, |
| const MachineFunction &MF) const override; |
| |
| /// getSetCCResultType - Return the ISD::SETCC ValueType |
| EVT getSetCCResultType(const DataLayout &DL, LLVMContext &Context, |
| EVT VT) const override; |
| |
| SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, |
| bool isVarArg, |
| const SmallVectorImpl<ISD::InputArg> &Ins, |
| const SDLoc &dl, SelectionDAG &DAG, |
| SmallVectorImpl<SDValue> &InVals) const override; |
| |
| SDValue LowerCall(TargetLowering::CallLoweringInfo &CLI, |
| SmallVectorImpl<SDValue> &InVals) const override; |
| |
| bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &MF, |
| bool isVarArg, |
| const SmallVectorImpl<ISD::OutputArg> &ArgsFlags, |
| LLVMContext &Context) const override; |
| SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, |
| const SmallVectorImpl<ISD::OutputArg> &Outs, |
| const SmallVectorImpl<SDValue> &OutVals, const SDLoc &dl, |
| SelectionDAG &DAG) const override; |
| |
| /// Custom Lower { |
| SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const override; |
| |
| SDValue lowerBlockAddress(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerConstantPool(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerGlobalAddress(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerGlobalTLSAddress(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerLOAD(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerSTORE(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerToTLSGeneralDynamicModel(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerVASTART(SDValue Op, SelectionDAG &DAG) const; |
| SDValue lowerVAARG(SDValue Op, SelectionDAG &DAG) const; |
| /// } Custom Lower |
| |
| /// Custom DAGCombine { |
| SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const override; |
| |
| SDValue combineTRUNCATE(SDNode *N, DAGCombinerInfo &DCI) const; |
| /// } Custom DAGCombine |
| |
| SDValue withTargetFlags(SDValue Op, unsigned TF, SelectionDAG &DAG) const; |
| SDValue makeHiLoPair(SDValue Op, unsigned HiTF, unsigned LoTF, |
| SelectionDAG &DAG) const; |
| SDValue makeAddress(SDValue Op, SelectionDAG &DAG) const; |
| |
| bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override; |
| bool isFPImmLegal(const APFloat &Imm, EVT VT, |
| bool ForCodeSize) const override; |
| /// Returns true if the target allows unaligned memory accesses of the |
| /// specified type. |
| bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, |
| MachineMemOperand::Flags Flags, |
| bool *Fast) const override; |
| |
| /// Target Optimization { |
| |
| // SX-Aurora VE's s/udiv is 5-9 times slower than multiply. |
| bool isIntDivCheap(EVT, AttributeList) const override { return false; } |
| // VE doesn't have rem. |
| bool hasStandaloneRem(EVT) const override { return false; } |
| // VE LDZ instruction returns 64 if the input is zero. |
| bool isCheapToSpeculateCtlz() const override { return true; } |
| // VE LDZ instruction is fast. |
| bool isCtlzFast() const override { return true; } |
| // VE has NND instruction. |
| bool hasAndNot(SDValue Y) const override; |
| |
| /// } Target Optimization |
| }; |
| } // namespace llvm |
| |
| #endif // VE_ISELLOWERING_H |