Sign in
fuchsia
/
third_party
/
github.com
/
llvm
/
llvm-project
/
refs/heads/users/avillega/main.gsym-include-end_sequence-debug_line-rows-in-dwarf-transform
/
.
/
llvm
/
test
/
CodeGen
/
MIR
/
AMDGPU
/
mfi-parse-error-scratch-rsrc-reg.mir
blob: 6f12a875ecb32e2f88ac6a85541e81ce73a14c44 [
file
] [
log
] [
blame
]
# RUN: not llc -mtriple=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
---
name
:
empty_scratch_rsrc_reg
machineFunctionInfo
:
scratchRSrcReg
:
''
# CHECK: :[[@LINE-1]]:{{[0-9]+}}: expected a named register
body
:
|
bb
.
0
:
S_ENDPGM
...