Sign in
fuchsia
/
third_party
/
github.com
/
llvm
/
llvm-project
/
91d6b6b5fb94656dc12e1d760a3213a3cd72c8c5
/
.
/
llvm
/
test
/
MC
/
Hexagon
/
test.s
blob: 62296f6d63e8186bdb942df1e3bc1233a176142a [
file
] [
log
] [
blame
]
#RUN: llvm-mc -filetype=obj -triple=hexagon -mcpu=hexagonv60 -mhvx %s
{
vmem
(
r0
+
#0) = v0
r0
=
memw
(
r0
)
}