Sign in
fuchsia
/
third_party
/
github.com
/
llvm
/
llvm-project
/
60a25202a7dd1e00067fcfce512086ebf3788537
/
.
/
llvm
/
test
/
MC
/
RISCV
/
rv64zbproposedc-invalid.s
blob: 98accef76204bcac43a663ede5c0aa50c0eab8dd [
file
] [
log
] [
blame
]
# RUN: not llvm-mc -triple riscv64 -mattr=+c,+experimental-zbproposedc,+experimental-b < %s 2>&1 | FileCheck %s
# Too many operands
c.zext.w s0
,
s1
# CHECK: :[[@LINE]]:14: error: invalid operand for instruction