Sign in
fuchsia
/
third_party
/
binutils-gdb
/
889677147d31c890be714c422f081e9f39b603e9
/
.
/
sim
/
testsuite
/
sim
/
cr16
/
jlt.cgs
blob: 99c18626cbf3993e18a259cd67b5b839cab1e219 [
file
] [
log
] [
blame
]
# cr16 testcase for jlt (repl)
# mach(): cr16
.
include
"testutils.inc"
start
.
global
jlt
jlt
:
movd $ok
,
(
r7
,
r6
)
lshd $
-
1
,
(
r7
,
r6
)
mvi_h_condbit
0
movw $1
,
r4
movw $2
,
r5
cmpw r4
,
r5
jlt
(
r7
,
r6
)
not_ok
:
fail
ok
:
pass