| /****************************************************************************** |
| * |
| * Module Name: dmtbinfo - Table info for non-AML tables |
| * |
| *****************************************************************************/ |
| |
| /* |
| * Copyright (C) 2000 - 2016, Intel Corp. |
| * All rights reserved. |
| * |
| * Redistribution and use in source and binary forms, with or without |
| * modification, are permitted provided that the following conditions |
| * are met: |
| * 1. Redistributions of source code must retain the above copyright |
| * notice, this list of conditions, and the following disclaimer, |
| * without modification. |
| * 2. Redistributions in binary form must reproduce at minimum a disclaimer |
| * substantially similar to the "NO WARRANTY" disclaimer below |
| * ("Disclaimer") and any redistribution must be conditioned upon |
| * including a substantially similar Disclaimer requirement for further |
| * binary redistribution. |
| * 3. Neither the names of the above-listed copyright holders nor the names |
| * of any contributors may be used to endorse or promote products derived |
| * from this software without specific prior written permission. |
| * |
| * Alternatively, this software may be distributed under the terms of the |
| * GNU General Public License ("GPL") version 2 as published by the Free |
| * Software Foundation. |
| * |
| * NO WARRANTY |
| * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
| * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
| * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR |
| * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT |
| * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
| * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
| * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, |
| * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING |
| * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
| * POSSIBILITY OF SUCH DAMAGES. |
| */ |
| |
| #include "acpi.h" |
| #include "accommon.h" |
| #include "acdisasm.h" |
| |
| /* This module used for application-level code only */ |
| |
| #define _COMPONENT ACPI_CA_DISASSEMBLER |
| ACPI_MODULE_NAME ("dmtbinfo") |
| |
| /* |
| * How to add a new table: |
| * |
| * - Add the C table definition to the actbl1.h or actbl2.h header. |
| * - Add ACPI_xxxx_OFFSET macro(s) for the table (and subtables) to list below. |
| * - Define the table in this file (for the disassembler). If any |
| * new data types are required (ACPI_DMT_*), see below. |
| * - Add an external declaration for the new table definition (AcpiDmTableInfo*) |
| * in acdisam.h |
| * - Add new table definition to the dispatch table in dmtable.c (AcpiDmTableData) |
| * If a simple table (with no subtables), no disassembly code is needed. |
| * Otherwise, create the AcpiDmDump* function for to disassemble the table |
| * and add it to the dmtbdump.c file. |
| * - Add an external declaration for the new AcpiDmDump* function in acdisasm.h |
| * - Add the new AcpiDmDump* function to the dispatch table in dmtable.c |
| * - Create a template for the new table |
| * - Add data table compiler support |
| * |
| * How to add a new data type (ACPI_DMT_*): |
| * |
| * - Add new type at the end of the ACPI_DMT list in acdisasm.h |
| * - Add length and implementation cases in dmtable.c (disassembler) |
| * - Add type and length cases in dtutils.c (DT compiler) |
| */ |
| |
| /* |
| * Macros used to generate offsets to specific table fields |
| */ |
| #define ACPI_FACS_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_FACS,f) |
| #define ACPI_GAS_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_GENERIC_ADDRESS,f) |
| #define ACPI_HDR_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_HEADER,f) |
| #define ACPI_RSDP_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_RSDP,f) |
| #define ACPI_BERT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_BERT,f) |
| #define ACPI_BGRT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_BGRT,f) |
| #define ACPI_BOOT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_BOOT,f) |
| #define ACPI_CPEP_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_CPEP,f) |
| #define ACPI_DBG2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_DBG2,f) |
| #define ACPI_DBGP_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_DBGP,f) |
| #define ACPI_DMAR_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_DMAR,f) |
| #define ACPI_DRTM_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_DRTM,f) |
| #define ACPI_ECDT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_ECDT,f) |
| #define ACPI_EINJ_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_EINJ,f) |
| #define ACPI_ERST_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_ERST,f) |
| #define ACPI_GTDT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_GTDT,f) |
| #define ACPI_HEST_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_HEST,f) |
| #define ACPI_HPET_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_HPET,f) |
| #define ACPI_IORT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_IORT,f) |
| #define ACPI_IVRS_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_IVRS,f) |
| #define ACPI_MADT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_MADT,f) |
| #define ACPI_MCFG_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_MCFG,f) |
| #define ACPI_MCHI_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_MCHI,f) |
| #define ACPI_MPST_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_MPST,f) |
| #define ACPI_MSCT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_MSCT,f) |
| #define ACPI_NFIT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_NFIT,f) |
| #define ACPI_PCCT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_PCCT,f) |
| #define ACPI_PMTT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_PMTT,f) |
| #define ACPI_S3PT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_S3PT,f) |
| #define ACPI_SBST_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SBST,f) |
| #define ACPI_SLIT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SLIT,f) |
| #define ACPI_SPCR_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SPCR,f) |
| #define ACPI_SPMI_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SPMI,f) |
| #define ACPI_SRAT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SRAT,f) |
| #define ACPI_STAO_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_STAO,f) |
| #define ACPI_TCPA_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_TCPA_HDR,f) |
| #define ACPI_TPM2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_TPM2,f) |
| #define ACPI_UEFI_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_UEFI,f) |
| #define ACPI_WAET_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_WAET,f) |
| #define ACPI_WDAT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_WDAT,f) |
| #define ACPI_WDDT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_WDDT,f) |
| #define ACPI_WDRT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_WDRT,f) |
| #define ACPI_WPBT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_WPBT,f) |
| #define ACPI_XENV_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_XENV,f) |
| |
| /* Subtables */ |
| |
| #define ACPI_ASF0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_INFO,f) |
| #define ACPI_ASF1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_ALERT,f) |
| #define ACPI_ASF1a_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_ALERT_DATA,f) |
| #define ACPI_ASF2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_REMOTE,f) |
| #define ACPI_ASF2a_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_CONTROL_DATA,f) |
| #define ACPI_ASF3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_RMCP,f) |
| #define ACPI_ASF4_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_ASF_ADDRESS,f) |
| #define ACPI_CPEP0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_CPEP_POLLING,f) |
| #define ACPI_CSRT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_CSRT_GROUP,f) |
| #define ACPI_CSRT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_CSRT_SHARED_INFO,f) |
| #define ACPI_CSRT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_CSRT_DESCRIPTOR,f) |
| #define ACPI_DBG20_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DBG2_DEVICE,f) |
| #define ACPI_DMARS_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_DEVICE_SCOPE,f) |
| #define ACPI_DMAR0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_HARDWARE_UNIT,f) |
| #define ACPI_DMAR1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_RESERVED_MEMORY,f) |
| #define ACPI_DMAR2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_ATSR,f) |
| #define ACPI_DMAR3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_RHSA,f) |
| #define ACPI_DMAR4_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DMAR_ANDD,f) |
| #define ACPI_DRTM0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DRTM_VTABLE_LIST,f) |
| #define ACPI_DRTM1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DRTM_RESOURCE_LIST,f) |
| #define ACPI_DRTM1a_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DRTM_RESOURCE,f) |
| #define ACPI_DRTM2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_DRTM_DPS_ID,f) |
| #define ACPI_EINJ0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_WHEA_HEADER,f) |
| #define ACPI_ERST0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_WHEA_HEADER,f) |
| #define ACPI_FPDTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_FPDT_HEADER,f) |
| #define ACPI_FPDT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_FPDT_BOOT,f) |
| #define ACPI_FPDT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_FPDT_S3PT_PTR,f) |
| #define ACPI_GTDT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_GTDT_TIMER_BLOCK,f) |
| #define ACPI_GTDT0a_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_GTDT_TIMER_ENTRY,f) |
| #define ACPI_GTDT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_GTDT_WATCHDOG,f) |
| #define ACPI_GTDTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_GTDT_HEADER,f) |
| #define ACPI_HEST0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_IA_MACHINE_CHECK,f) |
| #define ACPI_HEST1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_IA_CORRECTED,f) |
| #define ACPI_HEST2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_IA_NMI,f) |
| #define ACPI_HEST6_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_AER_ROOT,f) |
| #define ACPI_HEST7_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_AER,f) |
| #define ACPI_HEST8_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_AER_BRIDGE,f) |
| #define ACPI_HEST9_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_GENERIC,f) |
| #define ACPI_HESTN_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_NOTIFY,f) |
| #define ACPI_HESTB_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_HEST_IA_ERROR_BANK,f) |
| #define ACPI_IORT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_ITS_GROUP,f) |
| #define ACPI_IORT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_NAMED_COMPONENT,f) |
| #define ACPI_IORT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_ROOT_COMPLEX,f) |
| #define ACPI_IORT3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_SMMU,f) |
| #define ACPI_IORTA_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_MEMORY_ACCESS,f) |
| #define ACPI_IORTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_NODE,f) |
| #define ACPI_IORTM_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IORT_ID_MAPPING,f) |
| #define ACPI_IVRSH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_HEADER,f) |
| #define ACPI_IVRS0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_HARDWARE,f) |
| #define ACPI_IVRS1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_MEMORY,f) |
| #define ACPI_IVRSD_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_DE_HEADER,f) |
| #define ACPI_IVRS8A_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_DEVICE8A,f) |
| #define ACPI_IVRS8B_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_DEVICE8B,f) |
| #define ACPI_IVRS8C_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_IVRS_DEVICE8C,f) |
| #define ACPI_LPITH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_LPIT_HEADER,f) |
| #define ACPI_LPIT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_LPIT_NATIVE,f) |
| #define ACPI_MADT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_APIC,f) |
| #define ACPI_MADT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_IO_APIC,f) |
| #define ACPI_MADT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_INTERRUPT_OVERRIDE,f) |
| #define ACPI_MADT3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_NMI_SOURCE,f) |
| #define ACPI_MADT4_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_APIC_NMI,f) |
| #define ACPI_MADT5_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_APIC_OVERRIDE,f) |
| #define ACPI_MADT6_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_IO_SAPIC,f) |
| #define ACPI_MADT7_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_SAPIC,f) |
| #define ACPI_MADT8_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_INTERRUPT_SOURCE,f) |
| #define ACPI_MADT9_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_X2APIC,f) |
| #define ACPI_MADT10_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_LOCAL_X2APIC_NMI,f) |
| #define ACPI_MADT11_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_GENERIC_INTERRUPT,f) |
| #define ACPI_MADT12_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_GENERIC_DISTRIBUTOR,f) |
| #define ACPI_MADT13_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_GENERIC_MSI_FRAME,f) |
| #define ACPI_MADT14_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_GENERIC_REDISTRIBUTOR,f) |
| #define ACPI_MADT15_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MADT_GENERIC_TRANSLATOR,f) |
| #define ACPI_MADTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SUBTABLE_HEADER,f) |
| #define ACPI_MCFG0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MCFG_ALLOCATION,f) |
| #define ACPI_MPST0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MPST_POWER_NODE,f) |
| #define ACPI_MPST0A_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MPST_POWER_STATE,f) |
| #define ACPI_MPST0B_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MPST_COMPONENT,f) |
| #define ACPI_MPST1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MPST_DATA_HDR,f) |
| #define ACPI_MPST2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MPST_POWER_DATA,f) |
| #define ACPI_MSCT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MSCT_PROXIMITY,f) |
| #define ACPI_MTMR0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_MTMR_ENTRY,f) |
| #define ACPI_NFITH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_HEADER,f) |
| #define ACPI_NFIT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_SYSTEM_ADDRESS,f) |
| #define ACPI_NFIT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_MEMORY_MAP,f) |
| #define ACPI_NFIT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_INTERLEAVE,f) |
| #define ACPI_NFIT3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_SMBIOS,f) |
| #define ACPI_NFIT4_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_CONTROL_REGION,f) |
| #define ACPI_NFIT5_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_DATA_REGION,f) |
| #define ACPI_NFIT6_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_NFIT_FLUSH_ADDRESS,f) |
| #define ACPI_PCCT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PCCT_SUBSPACE,f) |
| #define ACPI_PCCT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PCCT_HW_REDUCED,f) |
| #define ACPI_PMTT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PMTT_SOCKET,f) |
| #define ACPI_PMTT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PMTT_CONTROLLER,f) |
| #define ACPI_PMTT1A_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PMTT_DOMAIN,f) |
| #define ACPI_PMTT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PMTT_PHYSICAL_COMPONENT,f) |
| #define ACPI_PMTTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_PMTT_HEADER,f) |
| #define ACPI_S3PTH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_S3PT_HEADER,f) |
| #define ACPI_S3PT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_S3PT_RESUME,f) |
| #define ACPI_S3PT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_S3PT_SUSPEND,f) |
| #define ACPI_SLIC_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_SLIC,f) |
| #define ACPI_SRATH_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SUBTABLE_HEADER,f) |
| #define ACPI_SRAT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SRAT_CPU_AFFINITY,f) |
| #define ACPI_SRAT1_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SRAT_MEM_AFFINITY,f) |
| #define ACPI_SRAT2_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SRAT_X2APIC_CPU_AFFINITY,f) |
| #define ACPI_SRAT3_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_SRAT_GICC_AFFINITY,f) |
| #define ACPI_TCPA_CLIENT_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_TCPA_CLIENT,f) |
| #define ACPI_TCPA_SERVER_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_TABLE_TCPA_SERVER,f) |
| #define ACPI_VRTC0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_VRTC_ENTRY,f) |
| #define ACPI_WDAT0_OFFSET(f) (UINT16) ACPI_OFFSET (ACPI_WDAT_ENTRY,f) |
| |
| /* |
| * Simplify access to flag fields by breaking them up into bytes |
| */ |
| #define ACPI_FLAG_OFFSET(d,f,o) (UINT16) (ACPI_OFFSET (d,f) + o) |
| |
| /* Flags */ |
| |
| #define ACPI_DRTM_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_DRTM,f,o) |
| #define ACPI_DRTM1a_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_DRTM_RESOURCE,f,o) |
| #define ACPI_FADT_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_FADT,f,o) |
| #define ACPI_FACS_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_FACS,f,o) |
| #define ACPI_HPET_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_HPET,f,o) |
| #define ACPI_SRAT0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_SRAT_CPU_AFFINITY,f,o) |
| #define ACPI_SRAT1_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_SRAT_MEM_AFFINITY,f,o) |
| #define ACPI_SRAT2_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_SRAT_X2APIC_CPU_AFFINITY,f,o) |
| #define ACPI_SRAT3_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_SRAT_GICC_AFFINITY,f,o) |
| #define ACPI_GTDT_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_GTDT,f,o) |
| #define ACPI_GTDT0a_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_GTDT_TIMER_ENTRY,f,o) |
| #define ACPI_GTDT1_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_GTDT_WATCHDOG,f,o) |
| #define ACPI_IORT3_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_IORT_SMMU,f,o) |
| #define ACPI_IORTA_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_IORT_MEMORY_ACCESS,f,o) |
| #define ACPI_IORTM_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_IORT_ID_MAPPING,f,o) |
| #define ACPI_LPITH_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_LPIT_HEADER,f,o) |
| #define ACPI_MADT_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_MADT,f,o) |
| #define ACPI_MADT0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_LOCAL_APIC,f,o) |
| #define ACPI_MADT2_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_INTERRUPT_OVERRIDE,f,o) |
| #define ACPI_MADT3_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_NMI_SOURCE,f,o) |
| #define ACPI_MADT4_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_LOCAL_APIC_NMI,f,o) |
| #define ACPI_MADT7_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_LOCAL_SAPIC,f,o) |
| #define ACPI_MADT8_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_INTERRUPT_SOURCE,f,o) |
| #define ACPI_MADT9_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_LOCAL_X2APIC,f,o) |
| #define ACPI_MADT10_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_LOCAL_X2APIC_NMI,f,o) |
| #define ACPI_MADT11_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_GENERIC_INTERRUPT,f,o) |
| #define ACPI_MADT13_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MADT_GENERIC_MSI_FRAME,f,o) |
| #define ACPI_MPST0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MPST_POWER_NODE,f,o) |
| #define ACPI_MPST2_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_MPST_POWER_DATA,f,o) |
| #define ACPI_NFIT0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_NFIT_SYSTEM_ADDRESS,f,o) |
| #define ACPI_NFIT1_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_NFIT_MEMORY_MAP,f,o) |
| #define ACPI_NFIT4_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_NFIT_CONTROL_REGION,f,o) |
| #define ACPI_PCCT_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_PCCT,f,o) |
| #define ACPI_PCCT1_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_PCCT_HW_REDUCED,f,o) |
| #define ACPI_PMTTH_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_PMTT_HEADER,f,o) |
| #define ACPI_WDDT_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_TABLE_WDDT,f,o) |
| #define ACPI_EINJ0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_WHEA_HEADER,f,o) |
| #define ACPI_ERST0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_WHEA_HEADER,f,o) |
| #define ACPI_HEST0_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_HEST_IA_MACHINE_CHECK,f,o) |
| #define ACPI_HEST1_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_HEST_IA_CORRECTED,f,o) |
| #define ACPI_HEST6_FLAG_OFFSET(f,o) ACPI_FLAG_OFFSET (ACPI_HEST_AER_ROOT,f,o) |
| |
| /* |
| * Required terminator for all tables below |
| */ |
| #define ACPI_DMT_TERMINATOR {ACPI_DMT_EXIT, 0, NULL, 0} |
| #define ACPI_DMT_NEW_LINE {ACPI_DMT_EXTRA_TEXT, 0, "\n", 0} |
| |
| |
| /* |
| * ACPI Table Information, used to dump formatted ACPI tables |
| * |
| * Each entry is of the form: <Field Type, Field Offset, Field Name> |
| */ |
| |
| /******************************************************************************* |
| * |
| * Common ACPI table header |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHeader[] = |
| { |
| {ACPI_DMT_SIG, ACPI_HDR_OFFSET (Signature[0]), "Signature", 0}, |
| {ACPI_DMT_UINT32, ACPI_HDR_OFFSET (Length), "Table Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_HDR_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_CHKSUM, ACPI_HDR_OFFSET (Checksum), "Checksum", 0}, |
| {ACPI_DMT_NAME6, ACPI_HDR_OFFSET (OemId[0]), "Oem ID", 0}, |
| {ACPI_DMT_NAME8, ACPI_HDR_OFFSET (OemTableId[0]), "Oem Table ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_HDR_OFFSET (OemRevision), "Oem Revision", 0}, |
| {ACPI_DMT_NAME4, ACPI_HDR_OFFSET (AslCompilerId[0]), "Asl Compiler ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_HDR_OFFSET (AslCompilerRevision), "Asl Compiler Revision", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * GAS - Generic Address Structure |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGas[] = |
| { |
| {ACPI_DMT_SPACEID, ACPI_GAS_OFFSET (SpaceId), "Space ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_GAS_OFFSET (BitWidth), "Bit Width", 0}, |
| {ACPI_DMT_UINT8, ACPI_GAS_OFFSET (BitOffset), "Bit Offset", 0}, |
| {ACPI_DMT_ACCWIDTH, ACPI_GAS_OFFSET (AccessWidth), "Encoded Access Width", 0}, |
| {ACPI_DMT_UINT64, ACPI_GAS_OFFSET (Address), "Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * RSDP - Root System Description Pointer (Signature is "RSD PTR ") |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoRsdp1[] = |
| { |
| {ACPI_DMT_NAME8, ACPI_RSDP_OFFSET (Signature[0]), "Signature", 0}, |
| {ACPI_DMT_UINT8, ACPI_RSDP_OFFSET (Checksum), "Checksum", 0}, |
| {ACPI_DMT_NAME6, ACPI_RSDP_OFFSET (OemId[0]), "Oem ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_RSDP_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_UINT32, ACPI_RSDP_OFFSET (RsdtPhysicalAddress), "RSDT Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* ACPI 2.0+ Extensions */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoRsdp2[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_RSDP_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT64, ACPI_RSDP_OFFSET (XsdtPhysicalAddress), "XSDT Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_RSDP_OFFSET (ExtendedChecksum), "Extended Checksum", 0}, |
| {ACPI_DMT_UINT24, ACPI_RSDP_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * FACS - Firmware ACPI Control Structure |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFacs[] = |
| { |
| {ACPI_DMT_NAME4, ACPI_FACS_OFFSET (Signature[0]), "Signature", 0}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (HardwareSignature), "Hardware Signature", 0}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (FirmwareWakingVector), "32 Firmware Waking Vector", 0}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (GlobalLock), "Global Lock", 0}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_FACS_FLAG_OFFSET (Flags,0), "S4BIOS Support Present", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FACS_FLAG_OFFSET (Flags,0), "64-bit Wake Supported (V2)", 0}, |
| {ACPI_DMT_UINT64, ACPI_FACS_OFFSET (XFirmwareWakingVector), "64 Firmware Waking Vector", 0}, |
| {ACPI_DMT_UINT8, ACPI_FACS_OFFSET (Version), "Version", 0}, |
| {ACPI_DMT_UINT24, ACPI_FACS_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_FACS_OFFSET (OspmFlags), "OspmFlags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_FACS_FLAG_OFFSET (OspmFlags,0), "64-bit Wake Env Required (V2)", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * FADT - Fixed ACPI Description Table (Signature is FACP) |
| * |
| ******************************************************************************/ |
| |
| /* ACPI 1.0 FADT (Version 1) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFadt1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Facs), "FACS Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Dsdt), "DSDT Address", DT_NON_ZERO}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Model), "Model", 0}, |
| {ACPI_DMT_FADTPM, ACPI_FADT_OFFSET (PreferredProfile), "PM Profile", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (SciInterrupt), "SCI Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (SmiCommand), "SMI Command Port", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (AcpiEnable), "ACPI Enable Value", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (AcpiDisable), "ACPI Disable Value", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (S4BiosRequest), "S4BIOS Command", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (PstateControl), "P-State Control", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Pm1aEventBlock), "PM1A Event Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Pm1bEventBlock), "PM1B Event Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Pm1aControlBlock), "PM1A Control Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Pm1bControlBlock), "PM1B Control Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Pm2ControlBlock), "PM2 Control Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (PmTimerBlock), "PM Timer Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Gpe0Block), "GPE0 Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Gpe1Block), "GPE1 Block Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Pm1EventLength), "PM1 Event Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Pm1ControlLength), "PM1 Control Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Pm2ControlLength), "PM2 Control Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (PmTimerLength), "PM Timer Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Gpe0BlockLength), "GPE0 Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Gpe1BlockLength), "GPE1 Block Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Gpe1Base), "GPE1 Base Offset", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (CstControl), "_CST Support", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (C2Latency), "C2 Latency", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (C3Latency), "C3 Latency", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (FlushSize), "CPU Cache Size", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (FlushStride), "Cache Flush Stride", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (DutyOffset), "Duty Cycle Offset", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (DutyWidth), "Duty Cycle Width", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (DayAlarm), "RTC Day Alarm Index", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (MonthAlarm), "RTC Month Alarm Index", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Century), "RTC Century Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (BootFlags), "Boot Flags (decoded below)", DT_FLAG}, |
| |
| /* Boot Architecture Flags byte 0 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "Legacy Devices Supported (V2)", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "8042 Present on ports 60/64 (V2)", 0}, |
| {ACPI_DMT_FLAG2, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "VGA Not Present (V4)", 0}, |
| {ACPI_DMT_FLAG3, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "MSI Not Supported (V4)", 0}, |
| {ACPI_DMT_FLAG4, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "PCIe ASPM Not Supported (V4)", 0}, |
| {ACPI_DMT_FLAG5, ACPI_FADT_FLAG_OFFSET (BootFlags,0), "CMOS RTC Not Present (V5)", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_FADT_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| |
| /* Flags byte 0 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_FADT_FLAG_OFFSET (Flags,0), "WBINVD instruction is operational (V1)", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FADT_FLAG_OFFSET (Flags,0), "WBINVD flushes all caches (V1)", 0}, |
| {ACPI_DMT_FLAG2, ACPI_FADT_FLAG_OFFSET (Flags,0), "All CPUs support C1 (V1)", 0}, |
| {ACPI_DMT_FLAG3, ACPI_FADT_FLAG_OFFSET (Flags,0), "C2 works on MP system (V1)", 0}, |
| {ACPI_DMT_FLAG4, ACPI_FADT_FLAG_OFFSET (Flags,0), "Control Method Power Button (V1)", 0}, |
| {ACPI_DMT_FLAG5, ACPI_FADT_FLAG_OFFSET (Flags,0), "Control Method Sleep Button (V1)", 0}, |
| {ACPI_DMT_FLAG6, ACPI_FADT_FLAG_OFFSET (Flags,0), "RTC wake not in fixed reg space (V1)", 0}, |
| {ACPI_DMT_FLAG7, ACPI_FADT_FLAG_OFFSET (Flags,0), "RTC can wake system from S4 (V1)", 0}, |
| |
| /* Flags byte 1 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_FADT_FLAG_OFFSET (Flags,1), "32-bit PM Timer (V1)", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FADT_FLAG_OFFSET (Flags,1), "Docking Supported (V1)", 0}, |
| {ACPI_DMT_FLAG2, ACPI_FADT_FLAG_OFFSET (Flags,1), "Reset Register Supported (V2)", 0}, |
| {ACPI_DMT_FLAG3, ACPI_FADT_FLAG_OFFSET (Flags,1), "Sealed Case (V3)", 0}, |
| {ACPI_DMT_FLAG4, ACPI_FADT_FLAG_OFFSET (Flags,1), "Headless - No Video (V3)", 0}, |
| {ACPI_DMT_FLAG5, ACPI_FADT_FLAG_OFFSET (Flags,1), "Use native instr after SLP_TYPx (V3)", 0}, |
| {ACPI_DMT_FLAG6, ACPI_FADT_FLAG_OFFSET (Flags,1), "PCIEXP_WAK Bits Supported (V4)", 0}, |
| {ACPI_DMT_FLAG7, ACPI_FADT_FLAG_OFFSET (Flags,1), "Use Platform Timer (V4)", 0}, |
| |
| /* Flags byte 2 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_FADT_FLAG_OFFSET (Flags,2), "RTC_STS valid on S4 wake (V4)", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FADT_FLAG_OFFSET (Flags,2), "Remote Power-on capable (V4)", 0}, |
| {ACPI_DMT_FLAG2, ACPI_FADT_FLAG_OFFSET (Flags,2), "Use APIC Cluster Model (V4)", 0}, |
| {ACPI_DMT_FLAG3, ACPI_FADT_FLAG_OFFSET (Flags,2), "Use APIC Physical Destination Mode (V4)", 0}, |
| {ACPI_DMT_FLAG4, ACPI_FADT_FLAG_OFFSET (Flags,2), "Hardware Reduced (V5)", 0}, |
| {ACPI_DMT_FLAG5, ACPI_FADT_FLAG_OFFSET (Flags,2), "Low Power S0 Idle (V5)", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* ACPI 1.0 MS Extensions (FADT version 2) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFadt2[] = |
| { |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (ResetRegister), "Reset Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (ResetValue), "Value to cause reset", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (ArmBootFlags), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (MinorRevision), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* ACPI 2.0+ Extensions (FADT version 3, 4, and 5) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFadt3[] = |
| { |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (ResetRegister), "Reset Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (ResetValue), "Value to cause reset", 0}, |
| {ACPI_DMT_UINT16, ACPI_FADT_OFFSET (ArmBootFlags), "ARM Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_FADT_FLAG_OFFSET(ArmBootFlags,0), "PSCI Compliant", 0}, |
| {ACPI_DMT_FLAG1, ACPI_FADT_FLAG_OFFSET(ArmBootFlags,0), "Must use HVC for PSCI", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT8, ACPI_FADT_OFFSET (MinorRevision), "FADT Minor Revision", 0}, |
| {ACPI_DMT_UINT64, ACPI_FADT_OFFSET (XFacs), "FACS Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_FADT_OFFSET (XDsdt), "DSDT Address", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPm1aEventBlock), "PM1A Event Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPm1bEventBlock), "PM1B Event Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPm1aControlBlock), "PM1A Control Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPm1bControlBlock), "PM1B Control Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPm2ControlBlock), "PM2 Control Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XPmTimerBlock), "PM Timer Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XGpe0Block), "GPE0 Block", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (XGpe1Block), "GPE1 Block", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* ACPI 5.0 Extensions (FADT version 5) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFadt5[] = |
| { |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (SleepControl), "Sleep Control Register", 0}, |
| {ACPI_DMT_GAS, ACPI_FADT_OFFSET (SleepStatus), "Sleep Status Register", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* ACPI 6.0 Extensions (FADT version 6) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFadt6[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_FADT_OFFSET (HypervisorId), "Hypervisor ID", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /* |
| * Remaining tables are not consumed directly by the ACPICA subsystem |
| */ |
| |
| /******************************************************************************* |
| * |
| * ASF - Alert Standard Format table (Signature "ASF!") |
| * |
| ******************************************************************************/ |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsfHdr[] = |
| { |
| {ACPI_DMT_ASF, ACPI_ASF0_OFFSET (Header.Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF0_OFFSET (Header.Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF0_OFFSET (Header.Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0: ASF Information */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF0_OFFSET (MinResetValue), "Minimum Reset Value", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF0_OFFSET (MinPollInterval), "Minimum Polling Interval", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF0_OFFSET (SystemId), "System ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_ASF0_OFFSET (MfgId), "Manufacturer ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF0_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_UINT24, ACPI_ASF0_OFFSET (Reserved2[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: ASF Alerts */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf1[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF1_OFFSET (AssertMask), "AssertMask", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1_OFFSET (DeassertMask), "DeassertMask", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1_OFFSET (Alerts), "Alert Count", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1_OFFSET (DataLength), "Alert Data Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1a: ASF Alert data */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf1a[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Address), "Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Command), "Command", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Mask), "Mask", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Value), "Value", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (SensorType), "SensorType", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Offset), "Offset", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (SourceType), "SourceType", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Severity), "Severity", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (SensorNumber), "SensorNumber", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Entity), "Entity", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF1a_OFFSET (Instance), "Instance", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: ASF Remote Control */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf2[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF2_OFFSET (Controls), "Control Count", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF2_OFFSET (DataLength), "Control Data Length", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF2_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2a: ASF Control data */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf2a[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF2a_OFFSET (Function), "Function", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF2a_OFFSET (Address), "Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF2a_OFFSET (Command), "Command", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF2a_OFFSET (Value), "Value", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 3: ASF RMCP Boot Options */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf3[] = |
| { |
| {ACPI_DMT_BUF7, ACPI_ASF3_OFFSET (Capabilities[0]), "Capabilities", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF3_OFFSET (CompletionCode), "Completion Code", 0}, |
| {ACPI_DMT_UINT32, ACPI_ASF3_OFFSET (EnterpriseId), "Enterprise ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF3_OFFSET (Command), "Command", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF3_OFFSET (Parameter), "Parameter", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF3_OFFSET (BootOptions), "Boot Options", 0}, |
| {ACPI_DMT_UINT16, ACPI_ASF3_OFFSET (OemParameters), "Oem Parameters", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 4: ASF Address */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoAsf4[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_ASF4_OFFSET (EpromAddress), "Eprom Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_ASF4_OFFSET (Devices), "Device Count", DT_COUNT}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * BERT - Boot Error Record table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoBert[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_BERT_OFFSET (RegionLength), "Boot Error Region Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_BERT_OFFSET (Address), "Boot Error Region Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * BGRT - Boot Graphics Resource Table (ACPI 5.0) |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoBgrt[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_BGRT_OFFSET (Version), "Version", 0}, |
| {ACPI_DMT_UINT8, ACPI_BGRT_OFFSET (Status), "Status", 0}, |
| {ACPI_DMT_UINT8, ACPI_BGRT_OFFSET (ImageType), "Image Type", 0}, |
| {ACPI_DMT_UINT64, ACPI_BGRT_OFFSET (ImageAddress), "Image Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_BGRT_OFFSET (ImageOffsetX), "Image OffsetX", 0}, |
| {ACPI_DMT_UINT32, ACPI_BGRT_OFFSET (ImageOffsetY), "Image OffsetY", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * BOOT - Simple Boot Flag Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoBoot[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_BOOT_OFFSET (CmosIndex), "Boot Register Index", 0}, |
| {ACPI_DMT_UINT24, ACPI_BOOT_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * CPEP - Corrected Platform Error Polling table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCpep[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_CPEP_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCpep0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_CPEP0_OFFSET (Header.Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_CPEP0_OFFSET (Header.Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_CPEP0_OFFSET (Id), "Processor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_CPEP0_OFFSET (Eid), "Processor EID", 0}, |
| {ACPI_DMT_UINT32, ACPI_CPEP0_OFFSET (Interval), "Polling Interval", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * CSRT - Core System Resource Table |
| * |
| ******************************************************************************/ |
| |
| /* Main table consists only of the standard ACPI table header */ |
| |
| /* Resource Group subtable */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCsrt0[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_CSRT0_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT32, ACPI_CSRT0_OFFSET (VendorId), "Vendor ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT0_OFFSET (SubvendorId), "Subvendor ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT0_OFFSET (DeviceId), "Device ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT0_OFFSET (SubdeviceId), "Subdevice ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT0_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT0_OFFSET (SharedInfoLength), "Shared Info Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Shared Info subtable */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCsrt1[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_CSRT1_OFFSET (MajorVersion), "Major Version", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT1_OFFSET (MinorVersion), "Minor Version", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT1_OFFSET (MmioBaseLow), "MMIO Base Address Low", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT1_OFFSET (MmioBaseHigh), "MMIO Base Address High", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT1_OFFSET (GsiInterrupt), "GSI Interrupt", 0}, |
| {ACPI_DMT_UINT8, ACPI_CSRT1_OFFSET (InterruptPolarity), "Interrupt Polarity", 0}, |
| {ACPI_DMT_UINT8, ACPI_CSRT1_OFFSET (InterruptMode), "Interrupt Mode", 0}, |
| {ACPI_DMT_UINT8, ACPI_CSRT1_OFFSET (NumChannels), "Num Channels", 0}, |
| {ACPI_DMT_UINT8, ACPI_CSRT1_OFFSET (DmaAddressWidth), "DMA Address Width", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT1_OFFSET (BaseRequestLine), "Base Request Line", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT1_OFFSET (NumHandshakeSignals), "Num Handshake Signals", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT1_OFFSET (MaxBlockSize), "Max Block Size", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /* Resource Descriptor subtable */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCsrt2[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_CSRT2_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_CSRT2_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_CSRT2_OFFSET (Subtype), "Subtype", 0}, |
| {ACPI_DMT_UINT32, ACPI_CSRT2_OFFSET (Uid), "UID", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoCsrt2a[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "ResourceInfo", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * DBG2 - Debug Port Table 2 |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_DBG2_OFFSET (InfoOffset), "Info Offset", 0}, |
| {ACPI_DMT_UINT32, ACPI_DBG2_OFFSET (InfoCount), "Info Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Debug Device Information Subtable */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2Device[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_DBG20_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_DBG20_OFFSET (RegisterCount), "Register Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (NamepathLength), "Namepath Length", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (NamepathOffset), "Namepath Offset", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (OemDataLength), "OEM Data Length", DT_DESCRIBES_OPTIONAL}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (OemDataOffset), "OEM Data Offset", DT_DESCRIBES_OPTIONAL}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (PortType), "Port Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (PortSubtype), "Port Subtype", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (BaseAddressOffset), "Base Address Offset", 0}, |
| {ACPI_DMT_UINT16, ACPI_DBG20_OFFSET (AddressSizeOffset), "Address Size Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Variable-length data for the subtable */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2Addr[] = |
| { |
| {ACPI_DMT_GAS, 0, "Base Address Register", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2Size[] = |
| { |
| {ACPI_DMT_UINT32, 0, "Address Size", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2Name[] = |
| { |
| {ACPI_DMT_STRING, 0, "Namepath", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbg2OemData[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "OEM Data", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * DBGP - Debug Port |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDbgp[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_DBGP_OFFSET (Type), "Interface Type", 0}, |
| {ACPI_DMT_UINT24, ACPI_DBGP_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_DBGP_OFFSET (DebugPort), "Debug Port Register", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * DMAR - DMA Remapping table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_DMAR_OFFSET (Width), "Host Address Width", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMAR_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_BUF10, ACPI_DMAR_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmarHdr[] = |
| { |
| {ACPI_DMT_DMAR, ACPI_DMAR0_OFFSET (Header.Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_DMAR0_OFFSET (Header.Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common device scope entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmarScope[] = |
| { |
| {ACPI_DMT_DMAR_SCOPE, ACPI_DMARS_OFFSET (EntryType), "Device Scope Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMARS_OFFSET (Length), "Entry Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_DMARS_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMARS_OFFSET (EnumerationId), "Enumeration ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMARS_OFFSET (Bus), "PCI Bus Number", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* DMAR Subtables */ |
| |
| /* 0: Hardware Unit Definition */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_DMAR0_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMAR0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_DMAR0_OFFSET (Segment), "PCI Segment Number", 0}, |
| {ACPI_DMT_UINT64, ACPI_DMAR0_OFFSET (Address), "Register Base Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: Reserved Memory Definition */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar1[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_DMAR1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_DMAR1_OFFSET (Segment), "PCI Segment Number", 0}, |
| {ACPI_DMT_UINT64, ACPI_DMAR1_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_DMAR1_OFFSET (EndAddress), "End Address (limit)", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: Root Port ATS Capability Definition */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar2[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_DMAR2_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMAR2_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_DMAR2_OFFSET (Segment), "PCI Segment Number", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 3: Remapping Hardware Static Affinity Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar3[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_DMAR3_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_DMAR3_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_DMAR3_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 4: ACPI Namespace Device Declaration Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDmar4[] = |
| { |
| {ACPI_DMT_UINT24, ACPI_DMAR4_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_DMAR4_OFFSET (DeviceNumber), "Device Number", 0}, |
| {ACPI_DMT_STRING, ACPI_DMAR4_OFFSET (DeviceName[0]), "Device Name", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * DRTM - Dynamic Root of Trust for Measurement table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (EntryBaseAddress), "Entry Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (EntryLength), "Entry Length", 0}, |
| {ACPI_DMT_UINT32, ACPI_DRTM_OFFSET (EntryAddress32), "Entry 32", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (EntryAddress64), "Entry 64", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (ExitAddress), "Exit Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (LogAreaAddress), "Log Area Start", 0}, |
| {ACPI_DMT_UINT32, ACPI_DRTM_OFFSET (LogAreaLength), "Log Area Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM_OFFSET (ArchDependentAddress), "Arch Dependent Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_DRTM_OFFSET (Flags), "Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_DRTM_FLAG_OFFSET (Flags, 0), "Namespace in TCB", 0}, |
| {ACPI_DMT_FLAG1, ACPI_DRTM_FLAG_OFFSET (Flags, 0), "Gap Code on S3 Resume", 0}, |
| {ACPI_DMT_FLAG2, ACPI_DRTM_FLAG_OFFSET (Flags, 0), "Gap Code on DLME_Exit", 0}, |
| {ACPI_DMT_FLAG3, ACPI_DRTM_FLAG_OFFSET (Flags, 0), "PCR_Authorities Changed", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm0[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_DRTM0_OFFSET (ValidatedTableCount), "Validated Table Count", DT_COUNT}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm0a[] = |
| { |
| {ACPI_DMT_UINT64, 0, "Table Address", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_DRTM1_OFFSET (ResourceCount), "Resource Count", DT_COUNT}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm1a[] = |
| { |
| {ACPI_DMT_UINT56, ACPI_DRTM1a_OFFSET (Size[0]), "Size", DT_OPTIONAL}, |
| {ACPI_DMT_UINT8, ACPI_DRTM1a_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_FLAG0, ACPI_DRTM1a_FLAG_OFFSET (Type, 0), "Resource Type", 0}, |
| {ACPI_DMT_FLAG7, ACPI_DRTM1a_FLAG_OFFSET (Type, 0), "Protections", 0}, |
| {ACPI_DMT_UINT64, ACPI_DRTM1a_OFFSET (Address), "Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoDrtm2[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_DRTM2_OFFSET (DpsIdLength), "DLME Platform Id Length", DT_COUNT}, |
| {ACPI_DMT_BUF16, ACPI_DRTM2_OFFSET (DpsId), "DLME Platform Id", DT_COUNT}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * ECDT - Embedded Controller Boot Resources Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoEcdt[] = |
| { |
| {ACPI_DMT_GAS, ACPI_ECDT_OFFSET (Control), "Command/Status Register", 0}, |
| {ACPI_DMT_GAS, ACPI_ECDT_OFFSET (Data), "Data Register", 0}, |
| {ACPI_DMT_UINT32, ACPI_ECDT_OFFSET (Uid), "UID", 0}, |
| {ACPI_DMT_UINT8, ACPI_ECDT_OFFSET (Gpe), "GPE Number", 0}, |
| {ACPI_DMT_STRING, ACPI_ECDT_OFFSET (Id[0]), "Namepath", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * EINJ - Error Injection table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoEinj[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_EINJ_OFFSET (HeaderLength), "Injection Header Length", 0}, |
| {ACPI_DMT_UINT8, ACPI_EINJ_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_UINT24, ACPI_EINJ_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_EINJ_OFFSET (Entries), "Injection Entry Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoEinj0[] = |
| { |
| {ACPI_DMT_EINJACT, ACPI_EINJ0_OFFSET (Action), "Action", 0}, |
| {ACPI_DMT_EINJINST, ACPI_EINJ0_OFFSET (Instruction), "Instruction", 0}, |
| {ACPI_DMT_UINT8, ACPI_EINJ0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_EINJ0_FLAG_OFFSET (Flags,0), "Preserve Register Bits", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_EINJ0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_EINJ0_OFFSET (RegisterRegion), "Register Region", 0}, |
| {ACPI_DMT_UINT64, ACPI_EINJ0_OFFSET (Value), "Value", 0}, |
| {ACPI_DMT_UINT64, ACPI_EINJ0_OFFSET (Mask), "Mask", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * ERST - Error Record Serialization table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoErst[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_ERST_OFFSET (HeaderLength), "Serialization Header Length", 0}, |
| {ACPI_DMT_UINT32, ACPI_ERST_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_ERST_OFFSET (Entries), "Instruction Entry Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoErst0[] = |
| { |
| {ACPI_DMT_ERSTACT, ACPI_ERST0_OFFSET (Action), "Action", 0}, |
| {ACPI_DMT_ERSTINST, ACPI_ERST0_OFFSET (Instruction), "Instruction", 0}, |
| {ACPI_DMT_UINT8, ACPI_ERST0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_ERST0_FLAG_OFFSET (Flags,0), "Preserve Register Bits", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_ERST0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_ERST0_OFFSET (RegisterRegion), "Register Region", 0}, |
| {ACPI_DMT_UINT64, ACPI_ERST0_OFFSET (Value), "Value", 0}, |
| {ACPI_DMT_UINT64, ACPI_ERST0_OFFSET (Mask), "Mask", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * FPDT - Firmware Performance Data Table (ACPI 5.0) |
| * |
| ******************************************************************************/ |
| |
| /* Main table consists of only the standard ACPI header - subtables follow */ |
| |
| /* FPDT subtable header */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFpdtHdr[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_FPDTH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_FPDTH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_FPDTH_OFFSET (Revision), "Revision", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0: Firmware Basic Boot Performance Record */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFpdt0[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_FPDT0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT0_OFFSET (ResetEnd), "Reset End", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT0_OFFSET (LoadStart), "Load Image Start", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT0_OFFSET (StartupStart), "Start Image Start", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT0_OFFSET (ExitServicesEntry), "Exit Services Entry", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT0_OFFSET (ExitServicesExit), "Exit Services Exit", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: S3 Performance Table Pointer Record */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoFpdt1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_FPDT1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_FPDT1_OFFSET (Address), "S3PT Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * GTDT - Generic Timer Description Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGtdt[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_GTDT_OFFSET (CounterBlockAddresss), "Counter Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (SecureEl1Interrupt), "Secure EL1 Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (SecureEl1Flags), "EL1 Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT_FLAG_OFFSET (SecureEl1Flags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT_FLAG_OFFSET (SecureEl1Flags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_GTDT_FLAG_OFFSET (SecureEl1Flags,0), "Always On", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (NonSecureEl1Interrupt), "Non-Secure EL1 Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (NonSecureEl1Flags), "NEL1 Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT_FLAG_OFFSET (NonSecureEl1Flags,0),"Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT_FLAG_OFFSET (NonSecureEl1Flags,0),"Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_GTDT_FLAG_OFFSET (NonSecureEl1Flags,0),"Always On", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (VirtualTimerInterrupt), "Virtual Timer Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (VirtualTimerFlags), "VT Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT_FLAG_OFFSET (VirtualTimerFlags,0),"Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT_FLAG_OFFSET (VirtualTimerFlags,0),"Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_GTDT_FLAG_OFFSET (VirtualTimerFlags,0),"Always On", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (NonSecureEl2Interrupt), "Non-Secure EL2 Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (NonSecureEl2Flags), "NEL2 Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT_FLAG_OFFSET (NonSecureEl2Flags,0),"Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT_FLAG_OFFSET (NonSecureEl2Flags,0),"Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_GTDT_FLAG_OFFSET (NonSecureEl2Flags,0),"Always On", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT_OFFSET (CounterReadBlockAddress), "Counter Read Block Address", 0}, |
| ACPI_DMT_NEW_LINE, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (PlatformTimerCount), "Platform Timer Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT_OFFSET (PlatformTimerOffset), "Platform Timer Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* GTDT Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGtdtHdr[] = |
| { |
| {ACPI_DMT_GTDT, ACPI_GTDTH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_GTDTH_OFFSET (Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* GTDT Subtables */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGtdt0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_GTDT0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT0_OFFSET (BlockAddress), "Block Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0_OFFSET (TimerCount), "Timer Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0_OFFSET (TimerOffset), "Timer Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGtdt0a[] = |
| { |
| {ACPI_DMT_UINT8 , ACPI_GTDT0a_OFFSET (FrameNumber), "Frame Number", 0}, |
| {ACPI_DMT_UINT24, ACPI_GTDT0a_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT0a_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT0a_OFFSET (El0BaseAddress), "EL0 Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0a_OFFSET (TimerInterrupt), "Timer Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0a_OFFSET (TimerFlags), "Timer Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT0a_FLAG_OFFSET (TimerFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT0a_FLAG_OFFSET (TimerFlags,0), "Polarity", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0a_OFFSET (VirtualTimerInterrupt), "Virtual Timer Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0a_OFFSET (VirtualTimerFlags), "Virtual Timer Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT0a_FLAG_OFFSET (VirtualTimerFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT0a_FLAG_OFFSET (VirtualTimerFlags,0), "Polarity", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT0a_OFFSET (CommonFlags), "Common Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT0a_FLAG_OFFSET (CommonFlags,0), "Secure", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT0a_FLAG_OFFSET (CommonFlags,0), "Always On", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGtdt1[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_GTDT1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT1_OFFSET (RefreshFrameAddress), "Refresh Frame Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_GTDT1_OFFSET (ControlFrameAddress), "Control Frame Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT1_OFFSET (TimerInterrupt), "Timer Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_GTDT1_OFFSET (TimerFlags), "Timer Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_GTDT1_FLAG_OFFSET (TimerFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_GTDT1_FLAG_OFFSET (TimerFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_GTDT1_FLAG_OFFSET (TimerFlags,0), "Security", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * HEST - Hardware Error Source table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_HEST_OFFSET (ErrorSourceCount), "Error Source Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common HEST structures for subtables */ |
| |
| #define ACPI_DM_HEST_HEADER \ |
| {ACPI_DMT_HEST, ACPI_HEST0_OFFSET (Header.Type), "Subtable Type", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_HEST0_OFFSET (Header.SourceId), "Source Id", 0} |
| |
| #define ACPI_DM_HEST_AER \ |
| {ACPI_DMT_UINT16, ACPI_HEST6_OFFSET (Aer.Reserved1), "Reserved", 0}, \ |
| {ACPI_DMT_UINT8, ACPI_HEST6_OFFSET (Aer.Flags), "Flags (decoded below)", DT_FLAG}, \ |
| {ACPI_DMT_FLAG0, ACPI_HEST6_FLAG_OFFSET (Aer.Flags,0), "Firmware First", 0}, \ |
| {ACPI_DMT_UINT8, ACPI_HEST6_OFFSET (Aer.Enabled), "Enabled", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.RecordsToPreallocate), "Records To Preallocate", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.MaxSectionsPerRecord), "Max Sections Per Record", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.Bus), "Bus", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_HEST6_OFFSET (Aer.Device), "Device", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_HEST6_OFFSET (Aer.Function), "Function", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_HEST6_OFFSET (Aer.DeviceControl), "DeviceControl", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_HEST6_OFFSET (Aer.Reserved2), "Reserved", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.UncorrectableMask), "Uncorrectable Mask", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.UncorrectableSeverity), "Uncorrectable Severity", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.CorrectableMask), "Correctable Mask", 0}, \ |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (Aer.AdvancedCapabilities), "Advanced Capabilities", 0} |
| |
| |
| /* HEST Subtables */ |
| |
| /* 0: IA32 Machine Check Exception */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest0[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| {ACPI_DMT_UINT16, ACPI_HEST0_OFFSET (Reserved1), "Reserved1", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_HEST0_FLAG_OFFSET (Flags,0), "Firmware First", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_HEST0_OFFSET (Enabled), "Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST0_OFFSET (RecordsToPreallocate), "Records To Preallocate", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST0_OFFSET (MaxSectionsPerRecord), "Max Sections Per Record", 0}, |
| {ACPI_DMT_UINT64, ACPI_HEST0_OFFSET (GlobalCapabilityData), "Global Capability Data", 0}, |
| {ACPI_DMT_UINT64, ACPI_HEST0_OFFSET (GlobalControlData), "Global Control Data", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST0_OFFSET (NumHardwareBanks), "Num Hardware Banks", 0}, |
| {ACPI_DMT_UINT56, ACPI_HEST0_OFFSET (Reserved3[0]), "Reserved2", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: IA32 Corrected Machine Check */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest1[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| {ACPI_DMT_UINT16, ACPI_HEST1_OFFSET (Reserved1), "Reserved1", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST1_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_HEST1_FLAG_OFFSET (Flags,0), "Firmware First", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_HEST1_OFFSET (Enabled), "Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST1_OFFSET (RecordsToPreallocate), "Records To Preallocate", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST1_OFFSET (MaxSectionsPerRecord), "Max Sections Per Record", 0}, |
| {ACPI_DMT_HESTNTFY, ACPI_HEST1_OFFSET (Notify), "Notify", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST1_OFFSET (NumHardwareBanks), "Num Hardware Banks", 0}, |
| {ACPI_DMT_UINT24, ACPI_HEST1_OFFSET (Reserved2[0]), "Reserved2", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: IA32 Non-Maskable Interrupt */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest2[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| {ACPI_DMT_UINT32, ACPI_HEST2_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST2_OFFSET (RecordsToPreallocate), "Records To Preallocate", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST2_OFFSET (MaxSectionsPerRecord), "Max Sections Per Record", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST2_OFFSET (MaxRawDataLength), "Max Raw Data Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 6: PCI Express Root Port AER */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest6[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| ACPI_DM_HEST_AER, |
| {ACPI_DMT_UINT32, ACPI_HEST6_OFFSET (RootErrorCommand), "Root Error Command", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 7: PCI Express AER (AER Endpoint) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest7[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| ACPI_DM_HEST_AER, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 8: PCI Express/PCI-X Bridge AER */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest8[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| ACPI_DM_HEST_AER, |
| {ACPI_DMT_UINT32, ACPI_HEST8_OFFSET (UncorrectableMask2), "2nd Uncorrectable Mask", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST8_OFFSET (UncorrectableSeverity2), "2nd Uncorrectable Severity", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST8_OFFSET (AdvancedCapabilities2), "2nd Advanced Capabilities", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 9: Generic Hardware Error Source */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHest9[] = |
| { |
| ACPI_DM_HEST_HEADER, |
| {ACPI_DMT_UINT16, ACPI_HEST9_OFFSET (RelatedSourceId), "Related Source Id", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST9_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_HEST9_OFFSET (Enabled), "Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST9_OFFSET (RecordsToPreallocate), "Records To Preallocate", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST9_OFFSET (MaxSectionsPerRecord), "Max Sections Per Record", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST9_OFFSET (MaxRawDataLength), "Max Raw Data Length", 0}, |
| {ACPI_DMT_GAS, ACPI_HEST9_OFFSET (ErrorStatusAddress), "Error Status Address", 0}, |
| {ACPI_DMT_HESTNTFY, ACPI_HEST9_OFFSET (Notify), "Notify", 0}, |
| {ACPI_DMT_UINT32, ACPI_HEST9_OFFSET (ErrorBlockLength), "Error Status Block Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHestNotify[] = |
| { |
| {ACPI_DMT_HESTNTYP, ACPI_HESTN_OFFSET (Type), "Notify Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_HESTN_OFFSET (Length), "Notify Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_HESTN_OFFSET (ConfigWriteEnable), "Configuration Write Enable", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (PollInterval), "PollInterval", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (Vector), "Vector", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (PollingThresholdValue), "Polling Threshold Value", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (PollingThresholdWindow), "Polling Threshold Window", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (ErrorThresholdValue), "Error Threshold Value", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTN_OFFSET (ErrorThresholdWindow), "Error Threshold Window", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /* |
| * IA32 Error Bank(s) - Follows the ACPI_HEST_IA_MACHINE_CHECK and |
| * ACPI_HEST_IA_CORRECTED structures. |
| */ |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHestBank[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_HESTB_OFFSET (BankNumber), "Bank Number", 0}, |
| {ACPI_DMT_UINT8, ACPI_HESTB_OFFSET (ClearStatusOnInit), "Clear Status On Init", 0}, |
| {ACPI_DMT_UINT8, ACPI_HESTB_OFFSET (StatusFormat), "Status Format", 0}, |
| {ACPI_DMT_UINT8, ACPI_HESTB_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTB_OFFSET (ControlRegister), "Control Register", 0}, |
| {ACPI_DMT_UINT64, ACPI_HESTB_OFFSET (ControlData), "Control Data", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTB_OFFSET (StatusRegister), "Status Register", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTB_OFFSET (AddressRegister), "Address Register", 0}, |
| {ACPI_DMT_UINT32, ACPI_HESTB_OFFSET (MiscRegister), "Misc Register", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * HPET - High Precision Event Timer table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoHpet[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_HPET_OFFSET (Id), "Hardware Block ID", 0}, |
| {ACPI_DMT_GAS, ACPI_HPET_OFFSET (Address), "Timer Block Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_HPET_OFFSET (Sequence), "Sequence Number", 0}, |
| {ACPI_DMT_UINT16, ACPI_HPET_OFFSET (MinimumTick), "Minimum Clock Ticks", 0}, |
| {ACPI_DMT_UINT8, ACPI_HPET_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_HPET_FLAG_OFFSET (Flags,0), "4K Page Protect", 0}, |
| {ACPI_DMT_FLAG1, ACPI_HPET_FLAG_OFFSET (Flags,0), "64K Page Protect", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * IORT - IO Remapping Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IORT_OFFSET (NodeCount), "Node Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT_OFFSET (NodeOffset), "Node Offset", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Optional padding field */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIortPad[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "Optional Padding", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIortHdr[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_IORTH_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_IORTH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_IORTH_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTH_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTH_OFFSET (MappingCount), "Mapping Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTH_OFFSET (MappingOffset), "Mapping Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIortMap[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IORTM_OFFSET (InputBase), "Input base", DT_OPTIONAL}, |
| {ACPI_DMT_UINT32, ACPI_IORTM_OFFSET (IdCount), "ID Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTM_OFFSET (OutputBase), "Output Base", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTM_OFFSET (OutputReference), "Output Reference", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORTM_OFFSET (Flags), "Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_IORTM_FLAG_OFFSET (Flags, 0), "Single Mapping", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIortAcc[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IORTA_OFFSET (CacheCoherency), "Cache Coherency", 0}, |
| {ACPI_DMT_UINT8, ACPI_IORTA_OFFSET (Hints), "Hints (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_IORTA_FLAG_OFFSET (Hints, 0), "Transient", 0}, |
| {ACPI_DMT_FLAG1, ACPI_IORTA_FLAG_OFFSET (Hints, 0), "Write Allocate", 0}, |
| {ACPI_DMT_FLAG2, ACPI_IORTA_FLAG_OFFSET (Hints, 0), "Read Allocate", 0}, |
| {ACPI_DMT_FLAG3, ACPI_IORTA_FLAG_OFFSET (Hints, 0), "Override", 0}, |
| {ACPI_DMT_UINT16, ACPI_IORTA_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_IORTA_OFFSET (MemoryFlags), "Memory Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_IORTA_FLAG_OFFSET (MemoryFlags, 0), "Coherency", 0}, |
| {ACPI_DMT_FLAG1, ACPI_IORTA_FLAG_OFFSET (MemoryFlags, 0), "Device Attribute", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* IORT subtables */ |
| |
| /* 0x00: ITS Group */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort0[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IORT0_OFFSET (ItsCount), "ItsCount", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort0a[] = |
| { |
| {ACPI_DMT_UINT32, 0, "Identifiers", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0x01: Named Component */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IORT1_OFFSET (NodeFlags), "Node Flags", 0}, |
| {ACPI_DMT_IORTMEM, ACPI_IORT1_OFFSET (MemoryProperties), "Memory Properties", 0}, |
| {ACPI_DMT_UINT8, ACPI_IORT1_OFFSET (MemoryAddressLimit), "Memory Size Limit", 0}, |
| {ACPI_DMT_STRING, ACPI_IORT1_OFFSET (DeviceName[0]), "Device Name", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort1a[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "Padding", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0x02: PCI Root Complex */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort2[] = |
| { |
| {ACPI_DMT_IORTMEM, ACPI_IORT2_OFFSET (MemoryProperties), "Memory Properties", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT2_OFFSET (AtsAttribute), "ATS Attribute", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT2_OFFSET (PciSegmentNumber), "PCI Segment Number", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0x03: SMMUv1/2 */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort3[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_IORT3_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_IORT3_OFFSET (Span), "Span", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (Model), "Model", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (Flags), "Flags (decoded below)", 0}, |
| {ACPI_DMT_FLAG0, ACPI_IORT3_FLAG_OFFSET (Flags, 0), "DVM Supported", 0}, |
| {ACPI_DMT_FLAG1, ACPI_IORT3_FLAG_OFFSET (Flags, 0), "Coherent Walk", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (GlobalInterruptOffset), "Global Interrupt Offset", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (ContextInterruptCount), "Context Interrupt Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (ContextInterruptOffset), "Context Interrupt Offset", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (PmuInterruptCount), "PMU Interrupt Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_IORT3_OFFSET (PmuInterruptOffset), "PMU Interrupt Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort3a[] = |
| { |
| {ACPI_DMT_UINT64, 0, "SMMU_NSgIrpt Interrupt", 0}, |
| {ACPI_DMT_UINT64, 0, "SMMU_NSgCfgIrpt Interrupt", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort3b[] = |
| { |
| {ACPI_DMT_UINT64, 0, "Context Interrupt", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIort3c[] = |
| { |
| {ACPI_DMT_UINT64, 0, "PMU Interrupt", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * IVRS - I/O Virtualization Reporting Structure |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_IVRS_OFFSET (Info), "Virtualization Info", 0}, |
| {ACPI_DMT_UINT64, ACPI_IVRS_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrsHdr[] = |
| { |
| {ACPI_DMT_IVRS, ACPI_IVRSH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_IVRSH_OFFSET (Flags), "Flags", 0}, |
| {ACPI_DMT_UINT16, ACPI_IVRSH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_IVRSH_OFFSET (DeviceId), "DeviceId", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* IVRS subtables */ |
| |
| /* 0x10: I/O Virtualization Hardware Definition (IVHD) Block */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs0[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_IVRS0_OFFSET (CapabilityOffset), "Capability Offset", 0}, |
| {ACPI_DMT_UINT64, ACPI_IVRS0_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT16, ACPI_IVRS0_OFFSET (PciSegmentGroup), "PCI Segment Group", 0}, |
| {ACPI_DMT_UINT16, ACPI_IVRS0_OFFSET (Info), "Virtualization Info", 0}, |
| {ACPI_DMT_UINT32, ACPI_IVRS0_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0x20, 0x21, 0x22: I/O Virtualization Memory Definition (IVMD) Block */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs1[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_IVRS1_OFFSET (AuxData), "Auxiliary Data", 0}, |
| {ACPI_DMT_UINT64, ACPI_IVRS1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_IVRS1_OFFSET (StartAddress), "Start Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_IVRS1_OFFSET (MemoryLength), "Memory Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Device entry header for IVHD block */ |
| |
| #define ACPI_DMT_IVRS_DE_HEADER \ |
| {ACPI_DMT_UINT8, ACPI_IVRSD_OFFSET (Type), "Entry Type", 0}, \ |
| {ACPI_DMT_UINT16, ACPI_IVRSD_OFFSET (Id), "Device ID", 0}, \ |
| {ACPI_DMT_UINT8, ACPI_IVRSD_OFFSET (DataSetting), "Data Setting", 0} |
| |
| /* 4-byte device entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs4[] = |
| { |
| ACPI_DMT_IVRS_DE_HEADER, |
| {ACPI_DMT_EXIT, 0, NULL, 0}, |
| }; |
| |
| /* 8-byte device entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs8a[] = |
| { |
| ACPI_DMT_IVRS_DE_HEADER, |
| {ACPI_DMT_UINT8, ACPI_IVRS8A_OFFSET (Reserved1), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_IVRS8A_OFFSET (UsedId), "Source Used Device ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_IVRS8A_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 8-byte device entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs8b[] = |
| { |
| ACPI_DMT_IVRS_DE_HEADER, |
| {ACPI_DMT_UINT32, ACPI_IVRS8B_OFFSET (ExtendedData), "Extended Data", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 8-byte device entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoIvrs8c[] = |
| { |
| ACPI_DMT_IVRS_DE_HEADER, |
| {ACPI_DMT_UINT8, ACPI_IVRS8C_OFFSET (Handle), "Handle", 0}, |
| {ACPI_DMT_UINT16, ACPI_IVRS8C_OFFSET (UsedId), "Source Used Device ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_IVRS8C_OFFSET (Variety), "Variety", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * LPIT - Low Power Idle Table |
| * |
| ******************************************************************************/ |
| |
| /* Main table consists only of the standard ACPI table header */ |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoLpitHdr[] = |
| { |
| {ACPI_DMT_LPIT, ACPI_LPITH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT32, ACPI_LPITH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_LPITH_OFFSET (UniqueId), "Unique ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_LPITH_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_LPITH_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_LPITH_FLAG_OFFSET (Flags, 0), "State Disabled", 0}, |
| {ACPI_DMT_FLAG1, ACPI_LPITH_FLAG_OFFSET (Flags, 0), "No Counter", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* LPIT Subtables */ |
| |
| /* 0: Native C-state */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoLpit0[] = |
| { |
| {ACPI_DMT_GAS, ACPI_LPIT0_OFFSET (EntryTrigger), "Entry Trigger", 0}, |
| {ACPI_DMT_UINT32, ACPI_LPIT0_OFFSET (Residency), "Residency", 0}, |
| {ACPI_DMT_UINT32, ACPI_LPIT0_OFFSET (Latency), "Latency", 0}, |
| {ACPI_DMT_GAS, ACPI_LPIT0_OFFSET (ResidencyCounter), "Residency Counter", 0}, |
| {ACPI_DMT_UINT64, ACPI_LPIT0_OFFSET (CounterFrequency), "Counter Frequency", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * MADT - Multiple APIC Description Table and subtables |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_MADT_OFFSET (Address), "Local Apic Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT_FLAG_OFFSET (Flags,0), "PC-AT Compatibility", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadtHdr[] = |
| { |
| {ACPI_DMT_MADT, ACPI_MADTH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADTH_OFFSET (Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* MADT Subtables */ |
| |
| /* 0: processor APIC */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT0_OFFSET (ProcessorId), "Processor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT0_OFFSET (Id), "Local Apic ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT0_OFFSET (LapicFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT0_FLAG_OFFSET (LapicFlags,0), "Processor Enabled", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: IO APIC */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt1[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT1_OFFSET (Id), "I/O Apic ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT1_OFFSET (Address), "Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT1_OFFSET (GlobalIrqBase), "Interrupt", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: Interrupt Override */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt2[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT2_OFFSET (Bus), "Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT2_OFFSET (SourceIrq), "Source", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT2_OFFSET (GlobalIrq), "Interrupt", 0}, |
| {ACPI_DMT_UINT16, ACPI_MADT2_OFFSET (IntiFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAGS0, ACPI_MADT2_FLAG_OFFSET (IntiFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_MADT2_FLAG_OFFSET (IntiFlags,0), "Trigger Mode", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 3: NMI Sources */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt3[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT3_OFFSET (IntiFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAGS0, ACPI_MADT3_FLAG_OFFSET (IntiFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_MADT3_FLAG_OFFSET (IntiFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT3_OFFSET (GlobalIrq), "Interrupt", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 4: Local APIC NMI */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt4[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT4_OFFSET (ProcessorId), "Processor ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_MADT4_OFFSET (IntiFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAGS0, ACPI_MADT4_FLAG_OFFSET (IntiFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_MADT4_FLAG_OFFSET (IntiFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT4_OFFSET (Lint), "Interrupt Input LINT", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 5: Address Override */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt5[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT5_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT5_OFFSET (Address), "APIC Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 6: I/O Sapic */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt6[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT6_OFFSET (Id), "I/O Sapic ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT6_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT6_OFFSET (GlobalIrqBase), "Interrupt Base", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT6_OFFSET (Address), "Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 7: Local Sapic */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt7[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MADT7_OFFSET (ProcessorId), "Processor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT7_OFFSET (Id), "Local Sapic ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT7_OFFSET (Eid), "Local Sapic EID", 0}, |
| {ACPI_DMT_UINT24, ACPI_MADT7_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT7_OFFSET (LapicFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT7_FLAG_OFFSET (LapicFlags,0), "Processor Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT7_OFFSET (Uid), "Processor UID", 0}, |
| {ACPI_DMT_STRING, ACPI_MADT7_OFFSET (UidString[0]), "Processor UID String", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 8: Platform Interrupt Source */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt8[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT8_OFFSET (IntiFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAGS0, ACPI_MADT8_FLAG_OFFSET (IntiFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_MADT8_FLAG_OFFSET (IntiFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT8_OFFSET (Type), "InterruptType", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT8_OFFSET (Id), "Processor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT8_OFFSET (Eid), "Processor EID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT8_OFFSET (IoSapicVector), "I/O Sapic Vector", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT8_OFFSET (GlobalIrq), "Interrupt", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT8_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT8_OFFSET (Flags), "CPEI Override", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 9: Processor Local X2_APIC (ACPI 4.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt9[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT9_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT9_OFFSET (LocalApicId), "Processor x2Apic ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT9_OFFSET (LapicFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT9_FLAG_OFFSET (LapicFlags,0), "Processor Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT9_OFFSET (Uid), "Processor UID", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 10: Local X2_APIC NMI (ACPI 4.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt10[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT10_OFFSET (IntiFlags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAGS0, ACPI_MADT10_FLAG_OFFSET (IntiFlags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_MADT10_FLAG_OFFSET (IntiFlags,0), "Trigger Mode", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT10_OFFSET (Uid), "Processor UID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT10_OFFSET (Lint), "Interrupt Input LINT", 0}, |
| {ACPI_DMT_UINT24, ACPI_MADT10_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 11: Generic Interrupt Controller (ACPI 5.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt11[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT11_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (CpuInterfaceNumber), "CPU Interface Number", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (Uid), "Processor UID", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT11_FLAG_OFFSET (Flags,0), "Processor Enabled", 0}, |
| {ACPI_DMT_FLAG1, ACPI_MADT11_FLAG_OFFSET (Flags,0), "Performance Interrupt Trigger Mode", 0}, |
| {ACPI_DMT_FLAG2, ACPI_MADT11_FLAG_OFFSET (Flags,0), "Virtual GIC Interrupt Trigger Mode", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (ParkingVersion), "Parking Protocol Version", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (PerformanceInterrupt), "Performance Interrupt", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (ParkedAddress), "Parked Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (GicvBaseAddress), "Virtual GIC Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (GichBaseAddress), "Hypervisor GIC Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT11_OFFSET (VgicInterrupt), "Virtual GIC Interrupt", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (GicrBaseAddress), "Redistributor Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT11_OFFSET (ArmMpidr), "ARM MPIDR", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT11_OFFSET (EfficiencyClass), "Efficiency Class", 0}, |
| {ACPI_DMT_UINT24, ACPI_MADT11_OFFSET (Reserved2[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 12: Generic Interrupt Distributor (ACPI 5.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt12[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT12_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT12_OFFSET (GicId), "Local GIC Hardware ID", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT12_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT12_OFFSET (GlobalIrqBase), "Interrupt Base", 0}, |
| {ACPI_DMT_UINT8, ACPI_MADT12_OFFSET (Version), "Version", 0}, |
| {ACPI_DMT_UINT24, ACPI_MADT12_OFFSET (Reserved2[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 13: Generic MSI Frame (ACPI 5.1) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt13[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT13_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT13_OFFSET (MsiFrameId), "MSI Frame ID", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT13_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT13_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MADT13_FLAG_OFFSET (Flags,0), "Select SPI", 0}, |
| {ACPI_DMT_UINT16, ACPI_MADT13_OFFSET (SpiCount), "SPI Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_MADT13_OFFSET (SpiBase), "SPI Base", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 14: Generic Redistributor (ACPI 5.1) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt14[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT14_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT14_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT14_OFFSET (Length), "Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 15: Generic Translator (ACPI 6.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMadt15[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MADT15_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT15_OFFSET (TranslationId), "Translation ID", 0}, |
| {ACPI_DMT_UINT64, ACPI_MADT15_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_MADT15_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /******************************************************************************* |
| * |
| * MCFG - PCI Memory Mapped Configuration table and Subtable |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMcfg[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_MCFG_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMcfg0[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_MCFG0_OFFSET (Address), "Base Address", 0}, |
| {ACPI_DMT_UINT16, ACPI_MCFG0_OFFSET (PciSegment), "Segment Group Number", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCFG0_OFFSET (StartBusNumber), "Start Bus Number", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCFG0_OFFSET (EndBusNumber), "End Bus Number", 0}, |
| {ACPI_DMT_UINT32, ACPI_MCFG0_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * MCHI - Management Controller Host Interface table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMchi[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (InterfaceType), "Interface Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (Protocol), "Protocol", 0}, |
| {ACPI_DMT_UINT64, ACPI_MCHI_OFFSET (ProtocolData), "Protocol Data", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (InterruptType), "Interrupt Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (Gpe), "Gpe", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (PciDeviceFlag), "Pci Device Flag", 0}, |
| {ACPI_DMT_UINT32, ACPI_MCHI_OFFSET (GlobalInterrupt), "Global Interrupt", 0}, |
| {ACPI_DMT_GAS, ACPI_MCHI_OFFSET (ControlRegister), "Control Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (PciSegment), "Pci Segment", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (PciBus), "Pci Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (PciDevice), "Pci Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_MCHI_OFFSET (PciFunction), "Pci Function", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * MPST - Memory Power State Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MPST_OFFSET (ChannelId), "Channel ID", 0}, |
| {ACPI_DMT_UINT24, ACPI_MPST_OFFSET (Reserved1[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_MPST_OFFSET (PowerNodeCount), "Power Node Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_MPST_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* MPST subtables */ |
| |
| /* 0: Memory Power Node Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MPST0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MPST0_FLAG_OFFSET (Flags,0), "Node Enabled", 0}, |
| {ACPI_DMT_FLAG1, ACPI_MPST0_FLAG_OFFSET (Flags,0), "Power Managed", 0}, |
| {ACPI_DMT_FLAG2, ACPI_MPST0_FLAG_OFFSET (Flags,0), "Hot Plug Capable", 0}, |
| |
| {ACPI_DMT_UINT8, ACPI_MPST0_OFFSET (Reserved1), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_MPST0_OFFSET (NodeId), "Node ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_MPST0_OFFSET (Length), "Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_MPST0_OFFSET (RangeAddress), "Range Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_MPST0_OFFSET (RangeLength), "Range Length", 0}, |
| {ACPI_DMT_UINT32, ACPI_MPST0_OFFSET (NumPowerStates), "Num Power States", 0}, |
| {ACPI_DMT_UINT32, ACPI_MPST0_OFFSET (NumPhysicalComponents), "Num Physical Components", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0A: Sub-subtable - Memory Power State Structure (follows Memory Power Node above) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst0A[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MPST0A_OFFSET (PowerState), "Power State", 0}, |
| {ACPI_DMT_UINT8, ACPI_MPST0A_OFFSET (InfoIndex), "InfoIndex", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0B: Sub-subtable - Physical Component ID Structure (follows Memory Power State(s) above) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst0B[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MPST0B_OFFSET (ComponentId), "Component Id", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 01: Power Characteristics Count (follows all Power Node(s) above) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst1[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_MPST1_OFFSET (CharacteristicsCount), "Characteristics Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_MPST1_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 02: Memory Power State Characteristics Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMpst2[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MPST2_OFFSET (StructureId), "Structure ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_MPST2_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_MPST2_FLAG_OFFSET (Flags,0), "Memory Preserved", 0}, |
| {ACPI_DMT_FLAG1, ACPI_MPST2_FLAG_OFFSET (Flags,0), "Auto Entry", 0}, |
| {ACPI_DMT_FLAG2, ACPI_MPST2_FLAG_OFFSET (Flags,0), "Auto Exit", 0}, |
| |
| {ACPI_DMT_UINT16, ACPI_MPST2_OFFSET (Reserved1), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_MPST2_OFFSET (AveragePower), "Average Power", 0}, |
| {ACPI_DMT_UINT32, ACPI_MPST2_OFFSET (PowerSaving), "Power Saving", 0}, |
| {ACPI_DMT_UINT64, ACPI_MPST2_OFFSET (ExitLatency), "Exit Latency", 0}, |
| {ACPI_DMT_UINT64, ACPI_MPST2_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * MSCT - Maximum System Characteristics Table (ACPI 4.0) |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMsct[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_MSCT_OFFSET (ProximityOffset), "Proximity Offset", 0}, |
| {ACPI_DMT_UINT32, ACPI_MSCT_OFFSET (MaxProximityDomains), "Max Proximity Domains", 0}, |
| {ACPI_DMT_UINT32, ACPI_MSCT_OFFSET (MaxClockDomains), "Max Clock Domains", 0}, |
| {ACPI_DMT_UINT64, ACPI_MSCT_OFFSET (MaxAddress), "Max Physical Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Subtable - Maximum Proximity Domain Information. Version 1 */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMsct0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_MSCT0_OFFSET (Revision), "Revision", 0}, |
| {ACPI_DMT_UINT8, ACPI_MSCT0_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT32, ACPI_MSCT0_OFFSET (RangeStart), "Domain Range Start", 0}, |
| {ACPI_DMT_UINT32, ACPI_MSCT0_OFFSET (RangeEnd), "Domain Range End", 0}, |
| {ACPI_DMT_UINT32, ACPI_MSCT0_OFFSET (ProcessorCapacity), "Processor Capacity", 0}, |
| {ACPI_DMT_UINT64, ACPI_MSCT0_OFFSET (MemoryCapacity), "Memory Capacity", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * MTMR - MID Timer Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMtmr[] = |
| { |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* MTMR Subtables - MTMR Entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoMtmr0[] = |
| { |
| {ACPI_DMT_GAS, ACPI_MTMR0_OFFSET (PhysicalAddress), "PhysicalAddress", 0}, |
| {ACPI_DMT_UINT32, ACPI_MTMR0_OFFSET (Frequency), "Frequency", 0}, |
| {ACPI_DMT_UINT32, ACPI_MTMR0_OFFSET (Irq), "IRQ", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * NFIT - NVDIMM Firmware Interface Table and Subtables - (ACPI 6.0) |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_NFIT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfitHdr[] = |
| { |
| {ACPI_DMT_NFIT, ACPI_NFITH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFITH_OFFSET (Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0: System Physical Address Range Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit0[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_NFIT0_OFFSET (RangeIndex), "Range Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_NFIT0_FLAG_OFFSET (Flags,0), "Add/Online Operation Only", 0}, |
| {ACPI_DMT_FLAG1, ACPI_NFIT0_FLAG_OFFSET (Flags,0), "Proximity Domain Valid", 0}, |
| {ACPI_DMT_UINT32, ACPI_NFIT0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_NFIT0_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| {ACPI_DMT_UUID, ACPI_NFIT0_OFFSET (RangeGuid[0]), "Address Range GUID", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT0_OFFSET (Address), "Address Range Base", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT0_OFFSET (Length), "Address Range Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT0_OFFSET (MemoryMapping), "Memory Map Attribute", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: Memory Device to System Address Range Map Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_NFIT1_OFFSET (DeviceHandle), "Device Handle", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (PhysicalId), "Physical Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (RegionId), "Region Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (RangeIndex), "Range Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (RegionIndex), "Control Region Index", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT1_OFFSET (RegionSize), "Region Size", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT1_OFFSET (RegionOffset), "Region Offset", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT1_OFFSET (Address), "Address Region Base", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (InterleaveIndex), "Interleave Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (InterleaveWays), "Interleave Ways", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (Flags), "Flags", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Save to device failed", 0}, |
| {ACPI_DMT_FLAG1, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Restore from device failed", 0}, |
| {ACPI_DMT_FLAG2, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Platform flush failed", 0}, |
| {ACPI_DMT_FLAG3, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Device not armed", 0}, |
| {ACPI_DMT_FLAG4, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Health events observed", 0}, |
| {ACPI_DMT_FLAG5, ACPI_NFIT1_FLAG_OFFSET (Flags,0), "Health events enabled", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT1_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: Interleave Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit2[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_NFIT2_OFFSET (InterleaveIndex), "Interleave Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT2_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_NFIT2_OFFSET (LineCount), "Line Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_NFIT2_OFFSET (LineSize), "Line Size", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit2a[] = |
| { |
| {ACPI_DMT_UINT32, 0, "Line Offset", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 3: SMBIOS Management Information Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit3[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_NFIT3_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit3a[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "SMBIOS Table Entries", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 4: NVDIMM Control Region Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit4[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (RegionIndex), "Region Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (VendorId), "Vendor Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (DeviceId), "Device Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (RevisionId), "Revision Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (SubsystemVendorId), "Subsystem Vendor Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (SubsystemDeviceId), "Subsystem Device Id", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (SubsystemRevisionId), "Subsystem Revision Id", 0}, |
| {ACPI_DMT_UINT48, ACPI_NFIT4_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_NFIT4_OFFSET (SerialNumber), "Serial Number", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (Code), "Code", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (Windows), "Window Count", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT4_OFFSET (WindowSize), "Window Size", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT4_OFFSET (CommandOffset), "Command Offset", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT4_OFFSET (CommandSize), "Command Size", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT4_OFFSET (StatusOffset), "Status Offset", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT4_OFFSET (StatusSize), "Status Size", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT4_OFFSET (Flags), "Flags", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_NFIT4_FLAG_OFFSET (Flags,0), "Windows buffered", 0}, |
| {ACPI_DMT_UINT48, ACPI_NFIT4_OFFSET (Reserved1[0]), "Reserved1", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 5: NVDIMM Block Data Window Region Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit5[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_NFIT5_OFFSET (RegionIndex), "Region Index", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT5_OFFSET (Windows), "Window Count", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT5_OFFSET (Offset), "Offset", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT5_OFFSET (Size), "Size", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT5_OFFSET (Capacity), "Capacity", 0}, |
| {ACPI_DMT_UINT64, ACPI_NFIT5_OFFSET (StartAddress), "Start Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 6: Flush Hint Address Structure */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit6[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_NFIT6_OFFSET (DeviceHandle), "Device Handle", 0}, |
| {ACPI_DMT_UINT16, ACPI_NFIT6_OFFSET (HintCount), "Hint Count", 0}, |
| {ACPI_DMT_UINT48, ACPI_NFIT6_OFFSET (Reserved[0]), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoNfit6a[] = |
| { |
| {ACPI_DMT_UINT64, 0, "Hint Address", DT_OPTIONAL}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * PCCT - Platform Communications Channel Table (ACPI 5.0) |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPcct[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_PCCT_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_PCCT_FLAG_OFFSET (Flags,0), "Doorbell", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* PCCT subtables */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPcctHdr[] = |
| { |
| {ACPI_DMT_PCCT, ACPI_PCCT0_OFFSET (Header.Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_PCCT0_OFFSET (Header.Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0: Generic Communications Subspace */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPcct0[] = |
| { |
| {ACPI_DMT_UINT48, ACPI_PCCT0_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT0_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT0_OFFSET (Length), "Address Length", 0}, |
| {ACPI_DMT_GAS, ACPI_PCCT0_OFFSET (DoorbellRegister), "Doorbell Register", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT0_OFFSET (PreserveMask), "Preserve Mask", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT0_OFFSET (WriteMask), "Write Mask", 0}, |
| {ACPI_DMT_UINT32, ACPI_PCCT0_OFFSET (Latency), "Command Latency", 0}, |
| {ACPI_DMT_UINT32, ACPI_PCCT0_OFFSET (MaxAccessRate), "Maximum Access Rate", 0}, |
| {ACPI_DMT_UINT16, ACPI_PCCT0_OFFSET (MinTurnaroundTime), "Minimum Turnaround Time", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: HW-reduced Communications Subspace (ACPI 5.1) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPcct1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_PCCT1_OFFSET (DoorbellInterrupt), "Doorbell Interrupt", 0}, |
| {ACPI_DMT_UINT8, ACPI_PCCT1_OFFSET (Flags), "Flags (Decoded Below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_PCCT1_FLAG_OFFSET (Flags,0), "Polarity", 0}, |
| {ACPI_DMT_FLAG1, ACPI_PCCT1_FLAG_OFFSET (Flags,0), "Mode", 0}, |
| {ACPI_DMT_UINT8, ACPI_PCCT1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT1_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT1_OFFSET (Length), "Address Length", 0}, |
| {ACPI_DMT_GAS, ACPI_PCCT1_OFFSET (DoorbellRegister), "Doorbell Register", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT1_OFFSET (PreserveMask), "Preserve Mask", 0}, |
| {ACPI_DMT_UINT64, ACPI_PCCT1_OFFSET (WriteMask), "Write Mask", 0}, |
| {ACPI_DMT_UINT32, ACPI_PCCT1_OFFSET (Latency), "Command Latency", 0}, |
| {ACPI_DMT_UINT32, ACPI_PCCT1_OFFSET (MaxAccessRate), "Maximum Access Rate", 0}, |
| {ACPI_DMT_UINT16, ACPI_PCCT1_OFFSET (MinTurnaroundTime), "Minimum Turnaround Time", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * PMTT - Platform Memory Topology Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmtt[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_PMTT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmttHdr[] = |
| { |
| {ACPI_DMT_PMTT, ACPI_PMTTH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_PMTTH_OFFSET (Reserved1), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTTH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_PMTTH_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_PMTTH_FLAG_OFFSET (Flags,0), "Top-level Device", 0}, |
| {ACPI_DMT_FLAG1, ACPI_PMTTH_FLAG_OFFSET (Flags,0), "Physical Element", 0}, |
| {ACPI_DMT_FLAGS2, ACPI_PMTTH_FLAG_OFFSET (Flags,0), "Memory Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTTH_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* PMTT Subtables */ |
| |
| /* 0: Socket */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmtt0[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_PMTT0_OFFSET (SocketId), "Socket ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT0_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: Memory Controller */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmtt1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_PMTT1_OFFSET (ReadLatency), "Read Latency", 0}, |
| {ACPI_DMT_UINT32, ACPI_PMTT1_OFFSET (WriteLatency), "Write Latency", 0}, |
| {ACPI_DMT_UINT32, ACPI_PMTT1_OFFSET (ReadBandwidth), "Read Bandwidth", 0}, |
| {ACPI_DMT_UINT32, ACPI_PMTT1_OFFSET (WriteBandwidth), "Write Bandwidth", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT1_OFFSET (AccessWidth), "Access Width", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT1_OFFSET (Alignment), "Alignment", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT1_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT1_OFFSET (DomainCount), "Domain Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1a: Proximity Domain */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmtt1a[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_PMTT1A_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: Physical Component */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoPmtt2[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_PMTT2_OFFSET (ComponentId), "Component ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_PMTT2_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_PMTT2_OFFSET (MemorySize), "Memory Size", 0}, |
| {ACPI_DMT_UINT32, ACPI_PMTT2_OFFSET (BiosHandle), "Bios Handle", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * S3PT - S3 Performance Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoS3pt[] = |
| { |
| {ACPI_DMT_SIG, ACPI_S3PT_OFFSET (Signature[0]), "Signature", 0}, |
| {ACPI_DMT_UINT32, ACPI_S3PT_OFFSET (Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* S3PT subtable header */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoS3ptHdr[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_S3PTH_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_S3PTH_OFFSET (Length), "Length", DT_LENGTH}, |
| {ACPI_DMT_UINT8, ACPI_S3PTH_OFFSET (Revision), "Revision", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 0: Basic S3 Resume Performance Record */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoS3pt0[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_S3PT0_OFFSET (ResumeCount), "Resume Count", 0}, |
| {ACPI_DMT_UINT64, ACPI_S3PT0_OFFSET (FullResume), "Full Resume", 0}, |
| {ACPI_DMT_UINT64, ACPI_S3PT0_OFFSET (AverageResume), "Average Resume", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: Basic S3 Suspend Performance Record */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoS3pt1[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_S3PT1_OFFSET (SuspendStart), "Suspend Start", 0}, |
| {ACPI_DMT_UINT64, ACPI_S3PT1_OFFSET (SuspendEnd), "Suspend End", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SBST - Smart Battery Specification Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSbst[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_SBST_OFFSET (WarningLevel), "Warning Level", 0}, |
| {ACPI_DMT_UINT32, ACPI_SBST_OFFSET (LowLevel), "Low Level", 0}, |
| {ACPI_DMT_UINT32, ACPI_SBST_OFFSET (CriticalLevel), "Critical Level", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SLIC - Software Licensing Description Table. This table contains the standard |
| * ACPI header followed by proprietary data structures |
| * |
| ******************************************************************************/ |
| |
| /* Single subtable, a proprietary format, so treat it as a buffer */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSlic[] = |
| { |
| {ACPI_DMT_RAW_BUFFER, 0, "Software Licensing Structure", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SLIT - System Locality Information Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSlit[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_SLIT_OFFSET (LocalityCount), "Localities", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SPCR - Serial Port Console Redirection table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSpcr[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (InterfaceType), "Interface Type", 0}, |
| {ACPI_DMT_UINT24, ACPI_SPCR_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_SPCR_OFFSET (SerialPort), "Serial Port Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (InterruptType), "Interrupt Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (PcInterrupt), "PCAT-compatible IRQ", 0}, |
| {ACPI_DMT_UINT32, ACPI_SPCR_OFFSET (Interrupt), "Interrupt", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (BaudRate), "Baud Rate", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (Parity), "Parity", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (StopBits), "Stop Bits", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (FlowControl), "Flow Control", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (TerminalType), "Terminal Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (Reserved2), "Reserved", 0}, |
| {ACPI_DMT_UINT16, ACPI_SPCR_OFFSET (PciDeviceId), "PCI Device ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_SPCR_OFFSET (PciVendorId), "PCI Vendor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (PciBus), "PCI Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (PciDevice), "PCI Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (PciFunction), "PCI Function", 0}, |
| {ACPI_DMT_UINT32, ACPI_SPCR_OFFSET (PciFlags), "PCI Flags", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPCR_OFFSET (PciSegment), "PCI Segment", 0}, |
| {ACPI_DMT_UINT32, ACPI_SPCR_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SPMI - Server Platform Management Interface table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSpmi[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (InterfaceType), "Interface Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (Reserved), "Reserved", DT_NON_ZERO}, /* Value must be 1 */ |
| {ACPI_DMT_UINT16, ACPI_SPMI_OFFSET (SpecRevision), "IPMI Spec Version", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (InterruptType), "Interrupt Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (GpeNumber), "GPE Number", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (Reserved1), "Reserved", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (PciDeviceFlag), "PCI Device Flag", 0}, |
| {ACPI_DMT_UINT32, ACPI_SPMI_OFFSET (Interrupt), "Interrupt", 0}, |
| {ACPI_DMT_GAS, ACPI_SPMI_OFFSET (IpmiRegister), "IPMI Register", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (PciSegment), "PCI Segment", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (PciBus), "PCI Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (PciDevice), "PCI Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (PciFunction), "PCI Function", 0}, |
| {ACPI_DMT_UINT8, ACPI_SPMI_OFFSET (Reserved2), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * SRAT - System Resource Affinity Table and Subtables |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSrat[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_SRAT_OFFSET (TableRevision), "Table Revision", 0}, |
| {ACPI_DMT_UINT64, ACPI_SRAT_OFFSET (Reserved), "Reserved", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* Common Subtable header (one per Subtable) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSratHdr[] = |
| { |
| {ACPI_DMT_SRAT, ACPI_SRATH_OFFSET (Type), "Subtable Type", 0}, |
| {ACPI_DMT_UINT8, ACPI_SRATH_OFFSET (Length), "Length", DT_LENGTH}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* SRAT Subtables */ |
| |
| /* 0: Processor Local APIC/SAPIC Affinity */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSrat0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_SRAT0_OFFSET (ProximityDomainLo), "Proximity Domain Low(8)", 0}, |
| {ACPI_DMT_UINT8, ACPI_SRAT0_OFFSET (ApicId), "Apic ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT0_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_SRAT0_FLAG_OFFSET (Flags,0), "Enabled", 0}, |
| {ACPI_DMT_UINT8, ACPI_SRAT0_OFFSET (LocalSapicEid), "Local Sapic EID", 0}, |
| {ACPI_DMT_UINT24, ACPI_SRAT0_OFFSET (ProximityDomainHi[0]), "Proximity Domain High(24)", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT0_OFFSET (ClockDomain), "Clock Domain", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 1: Memory Affinity */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSrat1[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_SRAT1_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| {ACPI_DMT_UINT16, ACPI_SRAT1_OFFSET (Reserved), "Reserved1", 0}, |
| {ACPI_DMT_UINT64, ACPI_SRAT1_OFFSET (BaseAddress), "Base Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_SRAT1_OFFSET (Length), "Address Length", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT1_OFFSET (Reserved1), "Reserved2", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT1_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_SRAT1_FLAG_OFFSET (Flags,0), "Enabled", 0}, |
| {ACPI_DMT_FLAG1, ACPI_SRAT1_FLAG_OFFSET (Flags,0), "Hot Pluggable", 0}, |
| {ACPI_DMT_FLAG2, ACPI_SRAT1_FLAG_OFFSET (Flags,0), "Non-Volatile", 0}, |
| {ACPI_DMT_UINT64, ACPI_SRAT1_OFFSET (Reserved2), "Reserved3", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* 2: Processor Local X2_APIC Affinity (ACPI 4.0) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSrat2[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_SRAT2_OFFSET (Reserved), "Reserved1", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT2_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT2_OFFSET (ApicId), "Apic ID", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT2_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_SRAT2_FLAG_OFFSET (Flags,0), "Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT2_OFFSET (ClockDomain), "Clock Domain", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT2_OFFSET (Reserved2), "Reserved2", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* : GICC Affinity (ACPI 5.1) */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoSrat3[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_SRAT3_OFFSET (ProximityDomain), "Proximity Domain", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT3_OFFSET (AcpiProcessorUid), "Acpi Processor UID", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT3_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_SRAT3_FLAG_OFFSET (Flags,0), "Enabled", 0}, |
| {ACPI_DMT_UINT32, ACPI_SRAT3_OFFSET (ClockDomain), "Clock Domain", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * STAO - Status Override Table (_STA override) - ACPI 6.0 |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoStao[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_STAO_OFFSET (IgnoreUart), "Ignore UART", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoStaoStr[] = |
| { |
| {ACPI_DMT_STRING, 0, "Namepath", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * TCPA - Trusted Computing Platform Alliance table (Client) |
| * |
| * NOTE: There are two versions of the table with the same signature -- |
| * the client version and the server version. The common PlatformClass |
| * field is used to differentiate the two types of tables. |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoTcpaHdr[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_TCPA_OFFSET (PlatformClass), "Platform Class", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoTcpaClient[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_TCPA_CLIENT_OFFSET (MinimumLogLength), "Min Event Log Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_TCPA_CLIENT_OFFSET (LogAddress), "Event Log Address", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoTcpaServer[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_TCPA_SERVER_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_TCPA_SERVER_OFFSET (MinimumLogLength), "Min Event Log Length", 0}, |
| {ACPI_DMT_UINT64, ACPI_TCPA_SERVER_OFFSET (LogAddress), "Event Log Address", 0}, |
| {ACPI_DMT_UINT16, ACPI_TCPA_SERVER_OFFSET (SpecRevision), "Specification Revision", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (DeviceFlags), "Device Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_TCPA_SERVER_OFFSET (DeviceFlags), "Pci Device", 0}, |
| {ACPI_DMT_FLAG1, ACPI_TCPA_SERVER_OFFSET (DeviceFlags), "Bus is Pnp", 0}, |
| {ACPI_DMT_FLAG2, ACPI_TCPA_SERVER_OFFSET (DeviceFlags), "Address Valid", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (InterruptFlags), "Interrupt Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_TCPA_SERVER_OFFSET (InterruptFlags), "Mode", 0}, |
| {ACPI_DMT_FLAG1, ACPI_TCPA_SERVER_OFFSET (InterruptFlags), "Polarity", 0}, |
| {ACPI_DMT_FLAG2, ACPI_TCPA_SERVER_OFFSET (InterruptFlags), "GPE SCI Triggered", 0}, |
| {ACPI_DMT_FLAG3, ACPI_TCPA_SERVER_OFFSET (InterruptFlags), "Global System Interrupt", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (GpeNumber), "Gpe Number", 0}, |
| {ACPI_DMT_UINT24, ACPI_TCPA_SERVER_OFFSET (Reserved2[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_TCPA_SERVER_OFFSET (GlobalInterrupt), "Global Interrupt", 0}, |
| {ACPI_DMT_GAS, ACPI_TCPA_SERVER_OFFSET (Address), "Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_TCPA_SERVER_OFFSET (Reserved3), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_TCPA_SERVER_OFFSET (ConfigAddress), "Configuration Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (Group), "Pci Group", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (Bus), "Pci Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (Device), "Pci Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_TCPA_SERVER_OFFSET (Function), "Pci Function", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * TPM2 - Trusted Platform Module (TPM) 2.0 Hardware Interface Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoTpm2[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_TPM2_OFFSET (PlatformClass), "Platform Class", 0}, |
| {ACPI_DMT_UINT16, ACPI_TPM2_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_UINT64, ACPI_TPM2_OFFSET (ControlAddress), "Control Address", 0}, |
| {ACPI_DMT_UINT32, ACPI_TPM2_OFFSET (StartMethod), "Start Method", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * UEFI - UEFI Boot optimization Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoUefi[] = |
| { |
| {ACPI_DMT_UUID, ACPI_UEFI_OFFSET (Identifier[0]), "UUID Identifier", 0}, |
| {ACPI_DMT_UINT16, ACPI_UEFI_OFFSET (DataOffset), "Data Offset", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * VRTC - Virtual Real Time Clock Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoVrtc[] = |
| { |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* VRTC Subtables - VRTC Entry */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoVrtc0[] = |
| { |
| {ACPI_DMT_GAS, ACPI_VRTC0_OFFSET (PhysicalAddress), "PhysicalAddress", 0}, |
| {ACPI_DMT_UINT32, ACPI_VRTC0_OFFSET (Irq), "IRQ", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * WAET - Windows ACPI Emulated devices Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWaet[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_WAET_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_WAET_OFFSET (Flags), "RTC needs no INT ack", 0}, |
| {ACPI_DMT_FLAG1, ACPI_WAET_OFFSET (Flags), "PM timer, one read only", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * WDAT - Watchdog Action Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWdat[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_WDAT_OFFSET (HeaderLength), "Header Length", DT_LENGTH}, |
| {ACPI_DMT_UINT16, ACPI_WDAT_OFFSET (PciSegment), "PCI Segment", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDAT_OFFSET (PciBus), "PCI Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDAT_OFFSET (PciDevice), "PCI Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDAT_OFFSET (PciFunction), "PCI Function", 0}, |
| {ACPI_DMT_UINT24, ACPI_WDAT_OFFSET (Reserved[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT_OFFSET (TimerPeriod), "Timer Period", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT_OFFSET (MaxCount), "Max Count", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT_OFFSET (MinCount), "Min Count", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDAT_OFFSET (Flags), "Flags (decoded below)", DT_FLAG}, |
| {ACPI_DMT_FLAG0, ACPI_WDAT_OFFSET (Flags), "Enabled", 0}, |
| {ACPI_DMT_FLAG7, ACPI_WDAT_OFFSET (Flags), "Stopped When Asleep", 0}, |
| {ACPI_DMT_UINT24, ACPI_WDAT_OFFSET (Reserved2[0]), "Reserved", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT_OFFSET (Entries), "Watchdog Entry Count", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| /* WDAT Subtables - Watchdog Instruction Entries */ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWdat0[] = |
| { |
| {ACPI_DMT_UINT8, ACPI_WDAT0_OFFSET (Action), "Watchdog Action", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDAT0_OFFSET (Instruction), "Instruction", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDAT0_OFFSET (Reserved), "Reserved", 0}, |
| {ACPI_DMT_GAS, ACPI_WDAT0_OFFSET (RegisterRegion), "Register Region", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT0_OFFSET (Value), "Value", 0}, |
| {ACPI_DMT_UINT32, ACPI_WDAT0_OFFSET (Mask), "Register Mask", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * WDDT - Watchdog Description Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWddt[] = |
| { |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (SpecVersion), "Specification Version", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (TableVersion), "Table Version", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (PciVendorId), "PCI Vendor ID", 0}, |
| {ACPI_DMT_GAS, ACPI_WDDT_OFFSET (Address), "Timer Register", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (MaxCount), "Max Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (MinCount), "Min Count", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (Period), "Period", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (Status), "Status (decoded below)", 0}, |
| |
| /* Status Flags byte 0 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_WDDT_FLAG_OFFSET (Status,0), "Available", 0}, |
| {ACPI_DMT_FLAG1, ACPI_WDDT_FLAG_OFFSET (Status,0), "Active", 0}, |
| {ACPI_DMT_FLAG2, ACPI_WDDT_FLAG_OFFSET (Status,0), "OS Owns", 0}, |
| |
| /* Status Flags byte 1 */ |
| |
| {ACPI_DMT_FLAG3, ACPI_WDDT_FLAG_OFFSET (Status,1), "User Reset", 0}, |
| {ACPI_DMT_FLAG4, ACPI_WDDT_FLAG_OFFSET (Status,1), "Timeout Reset", 0}, |
| {ACPI_DMT_FLAG5, ACPI_WDDT_FLAG_OFFSET (Status,1), "Power Fail Reset", 0}, |
| {ACPI_DMT_FLAG6, ACPI_WDDT_FLAG_OFFSET (Status,1), "Unknown Reset", 0}, |
| |
| {ACPI_DMT_UINT16, ACPI_WDDT_OFFSET (Capability), "Capability (decoded below)", 0}, |
| |
| /* Capability Flags byte 0 */ |
| |
| {ACPI_DMT_FLAG0, ACPI_WDDT_FLAG_OFFSET (Capability,0), "Auto Reset", 0}, |
| {ACPI_DMT_FLAG1, ACPI_WDDT_FLAG_OFFSET (Capability,0), "Timeout Alert", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * WDRT - Watchdog Resource Table |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWdrt[] = |
| { |
| {ACPI_DMT_GAS, ACPI_WDRT_OFFSET (ControlRegister), "Control Register", 0}, |
| {ACPI_DMT_GAS, ACPI_WDRT_OFFSET (CountRegister), "Count Register", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDRT_OFFSET (PciDeviceId), "PCI Device ID", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDRT_OFFSET (PciVendorId), "PCI Vendor ID", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDRT_OFFSET (PciBus), "PCI Bus", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDRT_OFFSET (PciDevice), "PCI Device", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDRT_OFFSET (PciFunction), "PCI Function", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDRT_OFFSET (PciSegment), "PCI Segment", 0}, |
| {ACPI_DMT_UINT16, ACPI_WDRT_OFFSET (MaxCount), "Max Count", 0}, |
| {ACPI_DMT_UINT8, ACPI_WDRT_OFFSET (Units), "Counter Units", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * WPBT - Windows Platform Environment Table (ACPI 6.0) |
| * Version 1 |
| * |
| * Conforms to "Windows Platform Binary Table (WPBT)" 29 November 2011 |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWpbt[] = |
| { |
| {ACPI_DMT_UINT32, ACPI_WPBT_OFFSET (HandoffSize), "Handoff Size", 0}, |
| {ACPI_DMT_UINT64, ACPI_WPBT_OFFSET (HandoffAddress), "Handoff Address", 0}, |
| {ACPI_DMT_UINT8, ACPI_WPBT_OFFSET (Layout), "Layout", 0}, |
| {ACPI_DMT_UINT8, ACPI_WPBT_OFFSET (Type), "Type", 0}, |
| {ACPI_DMT_UINT16, ACPI_WPBT_OFFSET (ArgumentsLength), "Arguments Length", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoWpbt0[] = |
| { |
| {ACPI_DMT_UNICODE, sizeof (ACPI_TABLE_WPBT), "Command-line Arguments", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /******************************************************************************* |
| * |
| * XENV - Xen Environment table (ACPI 6.0) |
| * |
| ******************************************************************************/ |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoXenv[] = |
| { |
| {ACPI_DMT_UINT64, ACPI_XENV_OFFSET (GrantTableAddress), "Grant Table Address", 0}, |
| {ACPI_DMT_UINT64, ACPI_XENV_OFFSET (GrantTableSize), "Grant Table Size", 0}, |
| {ACPI_DMT_UINT32, ACPI_XENV_OFFSET (EventInterrupt), "Event Interrupt", 0}, |
| {ACPI_DMT_UINT8, ACPI_XENV_OFFSET (EventFlags), "Event Flags", 0}, |
| ACPI_DMT_TERMINATOR |
| }; |
| |
| |
| /*! [Begin] no source code translation */ |
| |
| /* |
| * Generic types (used in UEFI and custom tables) |
| * |
| * Examples: |
| * |
| * Buffer : cc 04 ff bb |
| * UINT8 : 11 |
| * UINT16 : 1122 |
| * UINT24 : 112233 |
| * UINT32 : 11223344 |
| * UINT56 : 11223344556677 |
| * UINT64 : 1122334455667788 |
| * |
| * String : "This is string" |
| * Unicode : "This string encoded to Unicode" |
| * |
| * GUID : 11223344-5566-7788-99aa-bbccddeeff00 |
| * DevicePath : "\PciRoot(0)\Pci(0x1f,1)\Usb(0,0)" |
| */ |
| |
| #define ACPI_DM_GENERIC_ENTRY(FieldType, FieldName) \ |
| {{FieldType, 0, FieldName, 0}, ACPI_DMT_TERMINATOR} |
| |
| ACPI_DMTABLE_INFO AcpiDmTableInfoGeneric[][2] = |
| { |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT8, "UINT8"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT16, "UINT16"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT24, "UINT24"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT32, "UINT32"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT40, "UINT40"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT48, "UINT48"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT56, "UINT56"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UINT64, "UINT64"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_STRING, "String"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UNICODE, "Unicode"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_BUFFER, "Buffer"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_UUID, "GUID"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_STRING, "DevicePath"), |
| ACPI_DM_GENERIC_ENTRY (ACPI_DMT_LABEL, "Label"), |
| {ACPI_DMT_TERMINATOR} |
| }; |
| /*! [End] no source code translation !*/ |
