blob: 2f2f590be61623751306489f1ed596ad21467a00 [file] [log] [blame]
// Copyright 2018 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.
#pragma once
#include <ddk/protocol/display/controller.h>
#include <ddktl/device.h>
#include <ddktl/mmio.h>
#include <lib/edid/edid.h>
#include <region-alloc/region-alloc.h>
#include <lib/zx/vmo.h>
#include "gtt.h"
#include "power.h"
#include "registers-ddi.h"
#include "registers-pipe.h"
#include "registers-transcoder.h"
namespace i915 {
class Controller;
class DisplayDevice;
class Pipe {
public:
Pipe(Controller* device, registers::Pipe pipe);
Pipe(const i915::Pipe& other) : Pipe(other.controller_, other.pipe_) {}
void AttachToDisplay(uint64_t display_id, bool is_edp);
void Detach();
void ApplyModeConfig(const display_mode_t& mode);
void ApplyConfiguration(const display_config_t* config);
void Init();
void Resume();
void Reset();
void LoadActiveMode(display_mode_t* mode);
registers::Pipe pipe() const { return pipe_; }
registers::Trans transcoder() const {
return attached_edp_ ? registers::TRANS_EDP : static_cast<registers::Trans>(pipe_);
}
Controller* controller() { return controller_; }
uint64_t attached_display_id() const { return attached_display_; }
bool in_use() const { return attached_display_ != INVALID_DISPLAY_ID; }
private:
ddk::MmioBuffer* mmio_space() const;
void ConfigurePrimaryPlane(uint32_t plane_num, const primary_layer_t* primary,
bool enable_csc, bool* scaler_1_claimed,
registers::pipe_arming_regs* regs);
void ConfigureCursorPlane(const cursor_layer_t* cursor, bool enable_csc,
registers::pipe_arming_regs* regs);
void SetColorConversionOffsets(bool preoffsets, const float vals[3]);
// Borrowed reference to Controller instance
Controller* controller_;
uint64_t attached_display_ = INVALID_DISPLAY_ID;
bool attached_edp_ = false;
registers::Pipe pipe_;
PowerWellRef pipe_power_;
// For any scaled planes, this contains the (1-based) index of the active scaler
uint32_t scaled_planes_[registers::kPipeCount][registers::kImagePlaneCount] = {};
};
} // namespace i915