Google Git
Sign in
fuchsia / third_party / llvm
Clone this repo:

Branches

More...
  1. 1d647e5 [DebugInfo] Prep llvm-dwarfdump for typed DW5 ops. by Markus Lavin · 23 minutes ago master upstream/master
  2. 9600cec Fix file header issues in fuzzers. NFC by Fangrui Song · 46 minutes ago
  3. 2fd5ae5 Fix some include order and file headers issues. NFC by Fangrui Song · 61 minutes ago
  4. 98a9c14 [LoopSimplifyCFG] Add missing MSSA edge deletion by Max Kazantsev · 3 hours ago
  5. 29c4aae [WebAssembly] Default to something reasonable in WebAssemblyAddMissingPrototypes by Sam Clegg · 5 hours ago
  6. 37bcd27 [AMDGPU] fix commuted case of sub combine by Stanislav Mekhanoshin · 6 hours ago
  7. 818f20e [Inliner] Pass nullptr for the ORE param of getInlineCost if RemarkEnabled by Wei Mi · 6 hours ago
  8. 063afa5 Add skipFunction to PostRA machine sinking pass. by Xin Tong · 7 hours ago
  9. f2cd363 [libFuzzer] fix the docs by Kostya Serebryany · 8 hours ago
  10. 8793926 [libFuzzer] document -fork=N by Kostya Serebryany · 8 hours ago
  11. 01852d9 Revert "[AArch64][GlobalISel] Implement partial support for G_SHUFFLE_VECTOR" by Amara Emerson · 8 hours ago
  12. 27dce21 [GlobalISel] Add -O0 to some tests to see if it fixes them. I can't reproduce the failures locally, by Amara Emerson · 9 hours ago
  13. e72a9e9 [CMake][runtimes] Set clang-header dependency for builtins by Petr Hosek · 10 hours ago
  14. 6b17ef5 [WebAssembly] Don't error on conflicting uses of prototype-less functions by Sam Clegg · 10 hours ago
  15. e890ea0 [AArch64][GlobalISel] Implement partial support for G_SHUFFLE_VECTOR by Amara Emerson · 11 hours ago
  16. 1f08b28 [X86] Add test cases to show missed opportunities to remove AND mask from BTC/BTS/BTR instructions when LHS of AND has known zeros. by Craig Topper · 11 hours ago
  17. 1f63d70 [CGP] match a special-case of unsigned subtract overflow by Sanjay Patel · 11 hours ago
  18. 30f0c11 [DAGCombine] Generalize Dead Store to overlapping stores. by Nirav Dave · 12 hours ago
  19. 21d7b5a AMDGPU/GlobalISel: Move SMRD selection logic to TableGen by Tom Stellard · 12 hours ago
  20. febe1ab [SelectionDAG] Teach GetDemandedBits to look at the known zeros of the LHS when handling ISD::AND by Craig Topper · 12 hours ago