| commit | 8fcd5ade3e5e9ca79180d72de47c99903511cc15 | [log] [tgz] |
|---|---|---|
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | Mon Jun 24 17:54:12 2019 +0000 |
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | Mon Jun 24 17:54:12 2019 +0000 |
| tree | 1b82174cc698695306171546e466df049efe7c77 | |
| parent | 6e04b92c896ca37f0fa822de130400f46e9fc908 [diff] |
AMDGPU/GlobalISel: Split VALU s64 G_ZEXT/G_SEXT in RegBankSelect
Scalar extends to s64 can use S_BFE_{I64|U64}, but vector extends need
to extend to the 32-bit half, and then to 64.
I'm not sure what the line should be between what RegBankSelect
handles, and what instruction select does, but for now I'm erring on
the side of RegBankSelect for future post-RBS combines.
llvm-svn: 364212