Sign in
fuchsia
/
third_party
/
llvm-project
/
3e4788377bb29ed389b46521fcba0d06aa985bcf
/
.
/
llvm
/
test
/
Transforms
/
LoopVectorize
/
RISCV
tree: e78cdbc96b8e2becf6272dbbe36b4efc2a4d797d [
path history
]
[
tgz
]
blocks-with-dead-instructions.ll
dead-ops-cost.ll
defaults.ll
divrem.ll
evl-compatible-loops.ll
first-order-recurrence-scalable-vf1.ll
force-vect-msg.ll
illegal-type.ll
induction-costs.ll
inloop-reduction.ll
interleaved-accesses-zve32x.ll
interleaved-accesses.ll
interleaved-cost.ll
lit.local.cfg
lmul.ll
low-trip-count.ll
mask-index-type.ll
masked_gather_scatter.ll
only-compute-cost-for-vplan-vfs.ll
ordered-reduction.ll
pr87378-vpinstruction-or-drop-poison-generating-flags.ll
pr88802.ll
reg-usage.ll
riscv-interleaved.ll
riscv-unroll.ll
riscv-vector-reverse.ll
safe-dep-distance.ll
scalable-basics.ll
scalable-reductions.ll
scalable-tailfold.ll
scalable-vf-hint.ll
select-cmp-reduction.ll
short-trip-count.ll
strided-accesses.ll
truncate-to-minimal-bitwidth-cost.ll
uniform-load-store.ll
unroll-in-loop-vectorizer.ll
vectorize-force-tail-with-evl-cond-reduction.ll
vectorize-force-tail-with-evl-gather-scatter.ll
vectorize-force-tail-with-evl-inloop-reduction.ll
vectorize-force-tail-with-evl-interleave.ll
vectorize-force-tail-with-evl-intermediate-store.ll
vectorize-force-tail-with-evl-iv32.ll
vectorize-force-tail-with-evl-masked-loadstore.ll
vectorize-force-tail-with-evl-no-masking.ll
vectorize-force-tail-with-evl-ordered-reduction.ll
vectorize-force-tail-with-evl-reduction.ll
vectorize-force-tail-with-evl-reverse-load-store.ll
vectorize-force-tail-with-evl-safe-dep-distance.ll
vectorize-vp-intrinsics.ll
vf-will-not-generate-any-vector-insts.ll
vplan-vp-intrinsics-reduction.ll
vplan-vp-intrinsics.ll
zvl32b.ll