)]}'
{
  "commit": "87ea75228a88de6908aa1629c537474815fea432",
  "tree": "d5addfce0d53d722367cd80358c0e4d0ca005e6a",
  "parents": [
    "15bcb776b30f432d5dac6470d6cfac5fa8eca62b"
  ],
  "author": {
    "name": "wizardengineer",
    "email": "juliuswoosebert@gmail.com",
    "time": "Fri May 22 12:12:54 2026 -0400"
  },
  "committer": {
    "name": "wizardengineer",
    "email": "juliuswoosebert@gmail.com",
    "time": "Wed Sep 02 11:38:00 2026 -0400"
  },
  "message": "[ARM] Regen ctselect tests for new core legalization\n\nThe core PR moved CT_SELECT lowering into the generic legalizer\n(memory-blend for FP types without a legal same-size integer,\nscalar-mask+splat for vectors). ARM tests\u0027 CHECK lines need to\nreflect the new codegen.\n\nNo functional change in ARM target lowering itself; only test\nexpectations updated to match generated output.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "bfc60f1fad42ddf2ebefad407ffacbcdb0db283b",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/ARM/ctselect-half.ll",
      "new_id": "aa632bf48fc9a349952938062f8b881392e912db",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/ARM/ctselect-half.ll"
    },
    {
      "type": "modify",
      "old_id": "3a03ebccb05acc51e8e29c7ff1e637d315713763",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/ARM/ctselect-vector.ll",
      "new_id": "d720c8990ab691812f1381aff737532d564d9c52",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/ARM/ctselect-vector.ll"
    },
    {
      "type": "modify",
      "old_id": "055e8733cb65c25e69d266dd14dbd4ea1828e4df",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/ARM/ctselect.ll",
      "new_id": "b6d5be4e77257a0db0aec5a4d82031e1a36872f4",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/ARM/ctselect.ll"
    }
  ]
}