[AMDGPU] Verify dominance when rewriting spills to registers Rev1: Updated condition to check for "joint domination", i.e. no reload is reachable from entry without reaching a store to the same slot. Still working on reduced test or unit test. When performing spill elimination in the AGPR copy rewrite pass it was possible to see spill reloads that were not jointly dominated by any store. This caused invalid MIR to be generated where vreg uses were not dominated by defs. This patch adds a joint dominance check before rewriting spills.
Welcome to the LLVM project!
This repository contains the source code for LLVM, a toolkit for the construction of highly optimized compilers, optimizers, and run-time environments.
The LLVM project has multiple components. The core of the project is itself called “LLVM”. This contains all of the tools, libraries, and header files needed to process intermediate representations and convert them into object files. Tools include an assembler, disassembler, bitcode analyzer, and bitcode optimizer.
C-like languages use the Clang frontend. This component compiles C, C++, Objective-C, and Objective-C++ code into LLVM bitcode -- and from there into object files, using LLVM.
Other components include: the libc++ C++ standard library, the LLD linker, and more.
Consult the Getting Started with LLVM page for information on building and running LLVM.
For information on how to contribute to the LLVM project, please take a look at the Contributing to LLVM guide.
Join the LLVM Discourse forums, Discord chat, LLVM Office Hours or Regular sync-ups.
The LLVM project has adopted a code of conduct for participants to all modes of communication within the project.