)]}'
{
  "commit": "e975ae3962a15484dba8df32af8181782f39451b",
  "tree": "3cc28b6a27d5f2a4d1a01cad025d748b21b309e5",
  "parents": [
    "0e2ebe79f5c4ea36d7daecb76fb4867452d6973e"
  ],
  "author": {
    "name": "Chinmay Deshpande",
    "email": "chdeshpa@amd.com",
    "time": "Sun Sep 27 14:11:21 2026 -0400"
  },
  "committer": {
    "name": "Chinmay Deshpande",
    "email": "chdeshpa@amd.com",
    "time": "Sun Sep 27 14:11:21 2026 -0400"
  },
  "message": "[AMDGPU] Move getVGPREncodingGranule to TargetParser\n\nAdd GPUKind and SubArch encoding-granule queries with an explicit wave size.\nRemove the BaseInfo counterpart and update codegen, assembler, and\ndisassembler callers, preserving kernel descriptor wave-size overrides.\n\nCover encoding granules across GPU generations and both wave sizes.\n\nChange-Id: I1982fef776e5a0b7c613c274e544ba3e3f86f136\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "042542ced349dada16388fd000fb5a5ffedaa435",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/TargetParser/AMDGPUTargetParser.h",
      "new_id": "b611e5cbcc4fe765a0e8bc7319a53fcc657393cb",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/TargetParser/AMDGPUTargetParser.h"
    },
    {
      "type": "modify",
      "old_id": "c18b840c367912daeb9017b7eea6d18735f2fe67",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp",
      "new_id": "89105a78c4e808af1168ed3f8f3314c98b8b7f0e",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp"
    },
    {
      "type": "modify",
      "old_id": "812acc8f8be85bdda9e1b797d151e72d6bf4b096",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp",
      "new_id": "3a7213e52d5f52402d0c1e67f1c1331c918d02a6",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp"
    },
    {
      "type": "modify",
      "old_id": "3b200d412eb0d75c07e16ae35074ea37946f4e11",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp",
      "new_id": "8d930b3761859f220eb34fa4d1d95cbf5c269cfa",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp"
    },
    {
      "type": "modify",
      "old_id": "2e09f1f1fda3914f46a34bf6b01c4482ab3fab57",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h",
      "new_id": "c344367b460f4c3c96529342b212079bcf248ad9",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h"
    },
    {
      "type": "modify",
      "old_id": "e45359719d6c976e7afecfc34fbbc733b615761b",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp",
      "new_id": "baaef6293b9b08151cf0af695a729c3049247409",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "bce059a0c18a72ddd94bb7faecf8bd3eb4e4d524",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h",
      "new_id": "564d77b0ad938ea6fc98495e880fafc9f10f5e78",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h"
    },
    {
      "type": "modify",
      "old_id": "756d665353c459ff1cc05ee505b330374336193c",
      "old_mode": 33188,
      "old_path": "llvm/lib/TargetParser/AMDGPUTargetParser.cpp",
      "new_id": "359b65363f2d196afb8685087598b19f14d88485",
      "new_mode": 33188,
      "new_path": "llvm/lib/TargetParser/AMDGPUTargetParser.cpp"
    },
    {
      "type": "modify",
      "old_id": "62d6f3a4c955b4031944cc6c551bc1837afe00fd",
      "old_mode": 33188,
      "old_path": "llvm/unittests/TargetParser/TargetParserTest.cpp",
      "new_id": "2c963026a6a453019ec76e7488dbeef3d6315537",
      "new_mode": 33188,
      "new_path": "llvm/unittests/TargetParser/TargetParserTest.cpp"
    }
  ]
}