)]}' { "log": [ { "commit": "c9f0925acc2735a16ac46d33a4807e31f17d7b28", "tree": "e1ebc39da4cc5e1c6bd725c44c3a633121189b0d", "parents": [ "6c6f75d7e6becc64b24315fe6d571b23c8bfd0ff" ], "author": { "name": "C Stout", "email": "cstout@google.com", "time": "Wed Jun 30 20:59:45 2021 -0700" }, "committer": { "name": "C Stout", "email": "cstout@google.com", "time": "Mon Aug 16 13:15:33 2021 -0700" }, "message": "Port to Fuchsia\n\nChange-Id: Iad476ecfa574215546cbaaa40673c97659bfbfeb\n" }, { "commit": "6c6f75d7e6becc64b24315fe6d571b23c8bfd0ff", "tree": "2c24c92bcb4dbc6ffb5cb1362d85ae2eee47b0dd", "parents": [ "9253eb8b949515d2a5030f99163a35567fe81838" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Fri Jul 23 12:13:27 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Fri Jul 23 12:13:27 2021 +0530" }, "message": "Update license info in g_gfxDebug.h (#59)\n\n" }, { "commit": "9253eb8b949515d2a5030f99163a35567fe81838", "tree": "dcae98a1513504de14cfa8ee8b976762b9c23274", "parents": [ "d7d935ca1b3de558012c83f4737af05b4d4ee7fe" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Thu Jun 17 15:01:57 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 15:01:57 2021 +0530" }, "message": "Updating the Licensening details (#52)\n\n" }, { "commit": "d7d935ca1b3de558012c83f4737af05b4d4ee7fe", "tree": "0aa2a34eb6cb5bbe2deff503f32e63a93401cf8c", "parents": [ "11ce561802975067b94e4f8f73f8821aeaab2759" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 14:45:15 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 14:45:15 2021 +0530" }, "message": "Moving the Format specific enum from internal to external file (#53)\n\n" }, { "commit": "11ce561802975067b94e4f8f73f8821aeaab2759", "tree": "0e20cf1c9cf462f1d25f6337b55546c63b866695", "parents": [ "5edb983d1d4bc5bfc1ed86d4a4a608413abf52d1" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 14:06:07 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 14:06:07 2021 +0530" }, "message": "Tiling format restriction addition for displayable surfaces (#54)\n\n" }, { "commit": "5edb983d1d4bc5bfc1ed86d4a4a608413abf52d1", "tree": "43d39318986d8b944c19244f52d4d731eaec632e", "parents": [ "1a0b11c70559e9203f5eb7c921609c20d9cf8ca6" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 13:46:23 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 13:46:23 2021 +0530" }, "message": "Optimize memory allocation for SFT resource (#51)\n\n" }, { "commit": "1a0b11c70559e9203f5eb7c921609c20d9cf8ca6", "tree": "d99b915adcc8444da00bf7fc6ef1201b8984449d", "parents": [ "c596541920a381a22c8a5166d4bfdba2fda97839" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 13:38:28 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 13:38:28 2021 +0530" }, "message": "Implementing WaDisableL1Cachability For Read/Write Buffer (#50)\n\n" }, { "commit": "c596541920a381a22c8a5166d4bfdba2fda97839", "tree": "ca80a7eacc7aa37228ca3bc7aad56b94c75cb788", "parents": [ "26b21f9c90d2958e1676be4605c5fd93970d91a4" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 13:33:37 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 13:33:37 2021 +0530" }, "message": "64KTileAlignmentFix (#48)\n\n" }, { "commit": "26b21f9c90d2958e1676be4605c5fd93970d91a4", "tree": "33aeb8930761a9118c8b97c21bf6daec0d712c94", "parents": [ "f3762cde422d70516241db6bcac9b5178c8b1d96" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 12:55:09 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 12:55:09 2021 +0530" }, "message": "Generic_8bit ie ML8 CMF mapping (#47)\n\n" }, { "commit": "f3762cde422d70516241db6bcac9b5178c8b1d96", "tree": "3929c2edca2aa22068f19b7027d60f8661fce56b", "parents": [ "915cfec5b3da752628d9b6fc79f7a9eef97e79e8" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Jun 17 12:53:39 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Jun 17 12:53:39 2021 +0530" }, "message": "4k page backing for small sized resources on DG1 (#57)\n\n" }, { "commit": "915cfec5b3da752628d9b6fc79f7a9eef97e79e8", "tree": "edbecd61ec1e139d96c379e0d824f4dd665eeea3", "parents": [ "c608d54f76d89c0771c773a47d48b84a64e2ab85" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon May 03 13:09:52 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon May 03 13:09:52 2021 +0530" }, "message": "Add more ADL-P Device ID\u0027s (#45)\n\n" }, { "commit": "c608d54f76d89c0771c773a47d48b84a64e2ab85", "tree": "615482fa7ef2e4de0db6009cf4f1c357c5adc385", "parents": [ "c6f64209cad66d751236fb268a9975e9d4ba8c9e" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon May 03 13:01:06 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon May 03 13:01:06 2021 +0530" }, "message": "Adding PCH_TGL_H enum (#46)\n\n" }, { "commit": "c6f64209cad66d751236fb268a9975e9d4ba8c9e", "tree": "2cd2d691933a90f9a557e26c3606cfd46635ce2d", "parents": [ "cac1a15c98d69ed63344dbf102898d07b50d34e5" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Mon May 03 12:53:49 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon May 03 12:53:49 2021 +0530" }, "message": "Enable multi node support in XE_HP_SDV (#44)\n\n" }, { "commit": "cac1a15c98d69ed63344dbf102898d07b50d34e5", "tree": "cd579d69fec2353c37983559c2e070526de5aab7", "parents": [ "da1c8961a19a26be78c549e9595be663a98ee0da" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Wed Apr 21 20:06:34 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Wed Apr 21 20:06:34 2021 +0530" }, "message": "Xe_HP_SDV Unembargoed. (#43)\n\n" }, { "commit": "da1c8961a19a26be78c549e9595be663a98ee0da", "tree": "7d480fbb6a6f357a878cf2dfa9a35cf6c6e50d72", "parents": [ "e4234d0639cf8ffd140d16d170870af0e4920cf0" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Fri Apr 16 17:58:53 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Fri Apr 16 17:58:53 2021 +0530" }, "message": "Code refactor in creating platform,texture and cachepolicy (#42)\n\n" }, { "commit": "e4234d0639cf8ffd140d16d170870af0e4920cf0", "tree": "3bd5b64d5898771dc4f5e9274090f87c61701c43", "parents": [ "60a77187c43ff23a0888b2f297ae5c93cc50a666" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Fri Apr 09 13:31:28 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Fri Apr 09 13:31:28 2021 +0530" }, "message": "Cleanup unused dependencies (#40)\n\n" }, { "commit": "60a77187c43ff23a0888b2f297ae5c93cc50a666", "tree": "e876fb7f599538f50b6bc471bb7e3a676afdbc51", "parents": [ "2f966e9edeb81452fa87780f46525b88554b1554" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Mar 25 17:24:40 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Mar 25 17:24:40 2021 +0530" }, "message": "Fix U plane Offset regression on Chromium OS (#38)\n\n" }, { "commit": "2f966e9edeb81452fa87780f46525b88554b1554", "tree": "0463124fbb3f82ddcd34c79b33f2404a085188a3", "parents": [ "082040c8f546a621a1ecdf4ee4a0eb1ae0a13c89" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Mar 18 11:40:19 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Mar 18 11:40:19 2021 +0530" }, "message": "Adding PERFTAG_PXP in PERFTAG_CLASS_ENUM (#34)\n\n" }, { "commit": "082040c8f546a621a1ecdf4ee4a0eb1ae0a13c89", "tree": "0bb76020d98143eb90b1950c1d58434116992794", "parents": [ "73fbd504416132c9a6b57055de8a78128791a377" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Mar 18 11:33:55 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Mar 18 11:33:55 2021 +0530" }, "message": "ULT for planar Ys compression (#33)\n\n" }, { "commit": "73fbd504416132c9a6b57055de8a78128791a377", "tree": "2576dd5a923dbcebb50c19885e612e20ea7548bb", "parents": [ "58c09f16d72badda876aaca51f7bba6b98b33765" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 17:47:23 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 17:47:23 2021 +0530" }, "message": "Planar Surface Redescription and pitch adjustment. (#31)\n\n" }, { "commit": "58c09f16d72badda876aaca51f7bba6b98b33765", "tree": "72e20c164e9e8d28fe99cfc1e8f3441326c9f0b3", "parents": [ "496a00f6465c06ea09f9279c0e8d111e25af91ed" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 14:08:17 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 14:08:17 2021 +0530" }, "message": "Fail resource allocation if the U plane offset exceeds the HW limitions (#26)\n\n" }, { "commit": "496a00f6465c06ea09f9279c0e8d111e25af91ed", "tree": "29a62a0180c3b04e1b2559df4fca4bf53800adc4", "parents": [ "7268de900eea9ff8c0a156955a9b22a807c78e97" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 14:04:00 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 14:04:00 2021 +0530" }, "message": "Add Copy_Src/Dest uncached default usages (#25)\n\n" }, { "commit": "7268de900eea9ff8c0a156955a9b22a807c78e97", "tree": "87969440c149ab7c1aa95826b62b06e982f12899", "parents": [ "44f6c4669d583ec5002f2af94f6e66f7ae2bb504" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 14:02:55 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 14:02:55 2021 +0530" }, "message": "Correction to 3D tileW Stencil (#24)\n\n" }, { "commit": "44f6c4669d583ec5002f2af94f6e66f7ae2bb504", "tree": "07347c611d8309871ae418007154b2e89cab29e0", "parents": [ "f1fa9eac06b92805f2f5670a9b2fbb923a557db6" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 13:55:12 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 13:55:12 2021 +0530" }, "message": "Initialize PageTable NodesPerTable inorder (#30)\n\n" }, { "commit": "f1fa9eac06b92805f2f5670a9b2fbb923a557db6", "tree": "75b973aecde063a4e54344aa7bcc8d9c8177dd63", "parents": [ "5647e870efe9f57bec1db10fea04d6d4126747a0" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 13:49:36 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 13:49:36 2021 +0530" }, "message": "Fix Comparision overlap (#29)\n\n" }, { "commit": "5647e870efe9f57bec1db10fea04d6d4126747a0", "tree": "36d32230c14519b3f26f6dd7580657bdb1cc142a", "parents": [ "78d91e81e79e2f6813d26bc757e4b151fd7395b4" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 13:46:59 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 13:46:59 2021 +0530" }, "message": "Fix Null and Aritmatic Conversion Warning (#27)\n\n" }, { "commit": "78d91e81e79e2f6813d26bc757e4b151fd7395b4", "tree": "9b9c0051fc0e79db55643653205af92265f3b827", "parents": [ "aae48c9ca03804d3dc3b9be1b7ad2122181fe61d" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Mon Mar 08 11:09:02 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Mon Mar 08 11:09:02 2021 +0530" }, "message": "Fix uninitialized ExpectedQpitch Warning (#28)\n\n" }, { "commit": "aae48c9ca03804d3dc3b9be1b7ad2122181fe61d", "tree": "b0c2e4d61c947888a00e161ca7ff82c2bd256af2", "parents": [ "6f15b795e1511febf233b42d7dde603f52fcfdab" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Wed Feb 24 11:39:23 2021 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Wed Feb 24 11:39:23 2021 +0530" }, "message": "ADL-P Upstream (#22)\n\n\r\n\r\n" }, { "commit": "6f15b795e1511febf233b42d7dde603f52fcfdab", "tree": "727c07e7e8973b215cd0e33e2c67942d6d9ba95d", "parents": [ "ef37d27102d7b722a09a61535e83bbd4401fd8ba" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Tue Dec 22 15:22:38 2020 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Tue Dec 22 15:22:38 2020 +0530" }, "message": "Fix for Media corruption issue with the new interface (#15)\n\n" }, { "commit": "ef37d27102d7b722a09a61535e83bbd4401fd8ba", "tree": "aebe8f95c7220dd5c12bd29de454aa30e3276a6b", "parents": [ "395401fe31beb99838dbb944ffc546bfc5ede26e" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Tue Dec 15 19:18:50 2020 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Tue Dec 15 19:18:50 2020 +0530" }, "message": "Adding ADLS PCH Device ID Range (#7)\n\n" }, { "commit": "395401fe31beb99838dbb944ffc546bfc5ede26e", "tree": "88a58c762eaf5a241ef0677ffdb419f851cb5e23", "parents": [ "8057a638c1bdf973b29c98dc9ebf5822a514e80c" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Tue Dec 15 19:02:29 2020 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Tue Dec 15 19:02:29 2020 +0530" }, "message": "Revert \"Planar Surface Redescription: GMM existing path removal + pitch adjustment (#6)\" (#10)\n\nThis reverts commit 8057a638c1bdf973b29c98dc9ebf5822a514e80c." }, { "commit": "8057a638c1bdf973b29c98dc9ebf5822a514e80c", "tree": "e14c3b03173512f9a10ccd615fa5510bee823966", "parents": [ "78ccfbbf410abd39b0a2a7f8abdaa776a859965a" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Fri Dec 04 17:05:52 2020 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Fri Dec 04 17:05:52 2020 +0530" }, "message": "Planar Surface Redescription: GMM existing path removal + pitch adjustment (#6)\n\n" }, { "commit": "78ccfbbf410abd39b0a2a7f8abdaa776a859965a", "tree": "88a58c762eaf5a241ef0677ffdb419f851cb5e23", "parents": [ "1598c1b46fb911cb9060d1a5380aec1ca1ef2c19" ], "author": { "name": "johnmach", "email": "john.machado@intel.com", "time": "Thu Dec 03 15:02:23 2020 +0530" }, "committer": { "name": "GitHub", "email": "noreply@github.com", "time": "Thu Dec 03 15:02:23 2020 +0530" }, "message": "Qpitch value for MSAA enabled color surface (#4)\n\n" }, { "commit": "1598c1b46fb911cb9060d1a5380aec1ca1ef2c19", "tree": "1748b68172d537b37d11fcaab650bbbddfa6fab3", "parents": [ "b085096abf4c7ce9f664a5f98c165c0b22e33011" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Jan 20 18:02:50 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Tue Oct 27 04:36:12 2020 -0700" }, "message": "Gmmlib uAPI Implemenetation to accept full comprehensive memory layout description\nfor the import path for both dmabuf and userptr.\n\nChange-Id: Ie8dbcc740f942511ed8e9441fd453acc84924f78\n" }, { "commit": "b085096abf4c7ce9f664a5f98c165c0b22e33011", "tree": "cad267ec64689f84b3090815bdfc8f9562c1a5c0", "parents": [ "2072b0d1e8ba2cba2f94bc2c1fda89d6e457a50b" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Mon Oct 19 20:33:43 2020 +0530" }, "committer": { "name": "Machado, John", "email": "john.machado@intel.com", "time": "Mon Oct 19 21:45:30 2020 -0700" }, "message": "Adding new gtsysinfo fields.\n\nChange-Id: Idf85657fb640823c1a15b61d895b3b40d666b831\n" }, { "commit": "2072b0d1e8ba2cba2f94bc2c1fda89d6e457a50b", "tree": "aadce75247aebdf6f4456c4f237662cf412d95b8", "parents": [ "f6c91364b0911a7513e9543fd874360ec8901742" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Fri Sep 04 07:59:42 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Sun Sep 13 23:43:35 2020 -0700" }, "message": "Added the ADL-S device ID\u0027s and phyAddr support\n\nChange-Id: Ifcd86a7cbbd73aefe0529b9f8c9d5e64583ba335\n" }, { "commit": "f6c91364b0911a7513e9543fd874360ec8901742", "tree": "de39826f3c54f6d174b26c14e02f7e6cc61b97fa", "parents": [ "db62cba9532b1b7d8f57b884b986bb9c10e65416" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Sun Sep 06 08:42:01 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Mon Sep 07 03:17:11 2020 -0700" }, "message": "Do not use memset for clearing an object of non-trivial type.\n\nChange-Id: I1d5cd613ae8df9ea195245997036a988a4a692ef\n" }, { "commit": "db62cba9532b1b7d8f57b884b986bb9c10e65416", "tree": "eba6f064e7b62183a6dc4ef31c08c864c7bdbb8d", "parents": [ "a3fe3ac794346faf5b2c2a323135194bd89f3d65" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Sun Sep 06 08:54:23 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Mon Sep 07 00:42:52 2020 -0700" }, "message": "SyncInfoLin: Initialize members\n\nChange-Id: I7d34fe5e353e782896b71c2b68e91b5b94880d60\n" }, { "commit": "a3fe3ac794346faf5b2c2a323135194bd89f3d65", "tree": "0e4636fe696d8c228a9d1510bdad4728275aa27f", "parents": [ "096958420acf17b488e463674c9251f745896b46" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Sun Sep 06 08:59:09 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Mon Sep 07 00:01:14 2020 -0700" }, "message": "Remove \u0027-Werror\u003dimplicit-function-declaration\u0027\n\nChange-Id: I5f2b21c868c4db11f62c3cb2e350c40cd3a4b882\n" }, { "commit": "096958420acf17b488e463674c9251f745896b46", "tree": "afcb5d38a771f21588f4968c04635c7440486e2a", "parents": [ "53013af9071359df632ddddea9b5c53f480b84e1" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Wed Aug 26 00:00:52 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Sun Sep 06 23:45:54 2020 -0700" }, "message": "DG1 Placed resource alignment issues Dx12/Vulkan\n\nChange-Id: I215182231392071fe475f4e451efe5b30332df75\n" }, { "commit": "53013af9071359df632ddddea9b5c53f480b84e1", "tree": "907fd49dc740bab938b02fe66a9c477546d86607", "parents": [ "a387229586b2cadc3a6ee4c6969459aef1545749" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Fri Aug 28 00:42:00 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Sun Sep 06 23:28:23 2020 -0700" }, "message": "Set MOCS0 with WB cache value\n\nChange-Id: Ie7389bb65f294d3b17f01a48f81155141c48e215\n" }, { "commit": "a387229586b2cadc3a6ee4c6969459aef1545749", "tree": "0b30e183dc435b2552b52b797ec4e0365cc3cbee", "parents": [ "4f62cc6779fe7110516f036aaca48e728296b482" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Tue Aug 25 20:11:46 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Sun Sep 06 23:27:46 2020 -0700" }, "message": "DG1 HiZ H/V Align modification.\n\nChange-Id: I237e324da55538292e0f51addd5dbbcb03a86f93\n" }, { "commit": "4f62cc6779fe7110516f036aaca48e728296b482", "tree": "8e0162fb82d735fc929ce1d3f282191626b867cf", "parents": [ "c1b7e077b5b0b6b97057562aaec574f0da97b37b" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Tue Aug 25 23:28:21 2020 +0530" }, "committer": { "name": "Machado, John", "email": "john.machado@intel.com", "time": "Fri Aug 28 00:59:33 2020 -0700" }, "message": "BaseAlignment can be greater than 64KB and needs to be aligned to 64KB\n\nChange-Id: Ia6a084dd1c94a7016db750b719474d94badd26bb\n" }, { "commit": "c1b7e077b5b0b6b97057562aaec574f0da97b37b", "tree": "db6da8002517712500c1101c340d333138d19f44", "parents": [ "c882f7266bb25b3463635ab231078b049e62f7d1" ], "author": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Fri Aug 21 22:43:03 2020 +0530" }, "committer": { "name": "John Machado", "email": "john.machado@intel.com", "time": "Fri Aug 21 22:43:03 2020 +0530" }, "message": "Added new DG1 device ID\u0027s\n\nChange-Id: I4cb6fdc20c1bfe68fa2f1351309b8db8c489be3d\n" }, { "commit": "c882f7266bb25b3463635ab231078b049e62f7d1", "tree": "e540d112a65196cd0819973477728d66c52f80ca", "parents": [ "b5f26033ec242603ecb159be366b94c3f82a1094" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jan 16 03:09:04 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Aug 10 11:58:39 2020 +0530" }, "message": "Upstream Rocket Lake platform.\n\nChange-Id: Icfbd8accf992332846dec67ace76ab64057de0d6\n" }, { "commit": "b5f26033ec242603ecb159be366b94c3f82a1094", "tree": "81dbbb4219669980d789a227d22544ecb59e5cb6", "parents": [ "84096c42c8f696e621d0a76caa200a509c524e64" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jul 30 11:30:57 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Jul 31 16:37:58 2020 +0530" }, "message": "Adding new resource type definitions for Media usage.\n\nChange-Id: Ib7a2f3bbce0e752f99855ab6c777321e91fb32a2\n" }, { "commit": "84096c42c8f696e621d0a76caa200a509c524e64", "tree": "564dd039d116e49a166967931d1d1ca98efd5bf9", "parents": [ "40c7d14fd16a4282410a2f6b0cd59251c8e41d5c" ], "author": { "name": "Mohanram Meenakshisundaram", "email": "mohanram.meenakshisundaram@intel.com", "time": "Mon Jul 13 20:28:51 2020 +0530" }, "committer": { "name": "Shaik, Johnbasha", "email": "johnbasha.shaik@intel.com", "time": "Thu Jul 23 21:06:44 2020 -0700" }, "message": "Add new JSL Device ID\u0027s\n\nChange-Id: I2366d8c86bf32ef199b29570a255ea7e7764a968\n" }, { "commit": "40c7d14fd16a4282410a2f6b0cd59251c8e41d5c", "tree": "6bc41a089320cc634a64df3828a0dc1510802881", "parents": [ "bb42a5e9dcbc37e751a6611d16a8a51a6fa7141e" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Jun 17 15:28:50 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jun 18 22:42:12 2020 +0530" }, "message": "New Device Id formats for TGL\n\nChange-Id: If8dc30a093a8df6315dc9ec473f766f9a6f357d0\n" }, { "commit": "bb42a5e9dcbc37e751a6611d16a8a51a6fa7141e", "tree": "3edaf7a4b6e4a8285d84ade3faa2a470a7d2dc33", "parents": [ "21ca89b426414f0a1ec24cef579c22d0e9d0fea8" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Apr 22 15:14:34 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jun 18 21:16:28 2020 +0530" }, "message": "DG1 Upstream\n\nFirst patch for DG1 Unembargoed\n\nChange-Id: I43b4f47bba2b6c672af920e13bcd58a4c18ac22b\n" }, { "commit": "21ca89b426414f0a1ec24cef579c22d0e9d0fea8", "tree": "68447dce423a5345a8d7d0f2aafc471c25efa369", "parents": [ "8e29abf01f31b5a22258c7ad7aa77cd49a562111" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jun 18 16:08:47 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jun 18 16:34:31 2020 +0530" }, "message": "Fix for media compression mode issue.\n\nChange-Id: Ifd87988191fb46b3ffc9ef68a8f888c0569b0350\n" }, { "commit": "8e29abf01f31b5a22258c7ad7aa77cd49a562111", "tree": "fe610e88892bc7a2db2b8c108375850e269b49c9", "parents": [ "cff49a8270832b0fd8973cac6937e0287b25a289" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Jun 17 13:28:43 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Jun 17 17:32:33 2020 +0530" }, "message": "Resolution of GMM KW Issues\n\nChange-Id: Ica58f760decdfd1b8edc970a8ac997af25af22d6\n" }, { "commit": "cff49a8270832b0fd8973cac6937e0287b25a289", "tree": "1fe508ebf75c2792ba0b2343485df11af34c1ced", "parents": [ "088702b92bb4bae1693978111edf705c2430bc79" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 16 13:11:31 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Jun 17 16:41:01 2020 +0530" }, "message": "Add new media P216 format.\n\nChange-Id: I5d18b98d6fb5cada123dbb0ac8010c86c1cdf1fb\n" }, { "commit": "088702b92bb4bae1693978111edf705c2430bc79", "tree": "ad9b2aeaaa76de9669b23f3a347eb7166fe4e064", "parents": [ "dfad0419debdcfa89a0800501f4bf3b5a891abe0" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 16 12:41:35 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Jun 17 15:40:54 2020 +0530" }, "message": "Add new media compression mode to fix assertion\n\nChange-Id: I8a005065b547954adfa17fe35208622062400664\n" }, { "commit": "dfad0419debdcfa89a0800501f4bf3b5a891abe0", "tree": "353cb18ff3d2f00406d2a2cdb1b96d2ccfd947b7", "parents": [ "3f1ff2303d72da79861ea3c6a8c3e80f9bb609f9" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 16 12:17:18 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 16 12:17:18 2020 +0530" }, "message": "Fixing the Buffer Overflow issue.\n\nChange-Id: Ic722ba865374bb12afaa79d58a55a52e6544b18d\n" }, { "commit": "3f1ff2303d72da79861ea3c6a8c3e80f9bb609f9", "tree": "79c1169919a7ea1c753f6219c078304ef6c80ad5", "parents": [ "a733344807a68ffaebf9029f9ff0f6347849d865" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Apr 24 18:47:02 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Thu Jun 11 05:22:11 2020 -0700" }, "message": "RGBP Linear Tile Keep Resource Offset non aligned and for other Tiles to be 16bit aligned(Legacy)\n\nChange-Id: Ie2acce84f51ec88d9cc959388bbe7a0654188513\n" }, { "commit": "a733344807a68ffaebf9029f9ff0f6347849d865", "tree": "9dcd3d9292a92152c39ac63a7e46e2217d46eb04", "parents": [ "d7a0586104096f3e2241e2a773c6bc41a9e2c422" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 09 12:46:45 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Jun 09 15:30:13 2020 +0530" }, "message": "Disable LLC caching of IPU buffers on Gen12+\n\nChange-Id: I8da9aa0dcc41f90f1f9dcfd8b116a6b0dd58fc7d\n" }, { "commit": "d7a0586104096f3e2241e2a773c6bc41a9e2c422", "tree": "87603dd200219fcd2e53340b653a5d7c127c2b77", "parents": [ "09324e1fe8129b66bdf6b16ed533d56ce654eaa4" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 12 18:46:50 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Apr 24 18:53:53 2020 +0530" }, "message": "64k-alignment for UV plane only if compressed\n\nChange-Id: I876f6ab67762394a5672585d73646240afa6a60a\n" }, { "commit": "09324e1fe8129b66bdf6b16ed533d56ce654eaa4", "tree": "7e15abd388faa2f490883c14e80124724575fb85", "parents": [ "afc4d65c2bac83a406fedf8b6527c7a616496401" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 19 15:18:35 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Mar 20 12:43:39 2020 +0530" }, "message": "Fixing the media decode regression issue.\n\nChange-Id: Id501a0c9dec68371e16b65692064d28a01544359\n" }, { "commit": "afc4d65c2bac83a406fedf8b6527c7a616496401", "tree": "87603dd200219fcd2e53340b653a5d7c127c2b77", "parents": [ "aea5bb4c0dc8aa47edbc6e222155e53c7c832cef" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 19 23:17:07 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 19 23:17:56 2020 +0530" }, "message": "Revert \"TGL device ID addition\"\n\nThis reverts commit aea5bb4c0dc8aa47edbc6e222155e53c7c832cef.\n\nChange-Id: I3607796284d3fce49367dcf917d92874c4cf496c\n" }, { "commit": "aea5bb4c0dc8aa47edbc6e222155e53c7c832cef", "tree": "7b474d6801037bf1c9f7bb2243928b2a74ce6d71", "parents": [ "c01f0041811a3f1ff7913e620ba93e6c3ec10820" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Mar 18 17:00:40 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Mar 18 17:00:40 2020 +0530" }, "message": "TGL device ID addition\n\nChange-Id: I3ecfb56cf72af46185bbd7535a1f7dca88c10e2a\n" }, { "commit": "c01f0041811a3f1ff7913e620ba93e6c3ec10820", "tree": "87603dd200219fcd2e53340b653a5d7c127c2b77", "parents": [ "8b7394754018dcad181597b8a1c60cd9e9961c8c" ], "author": { "name": "Dongwon Kim", "email": "dongwon.kim@intel.com", "time": "Thu Mar 12 13:43:00 2020 -0700" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri Mar 13 11:24:53 2020 -0700" }, "message": "Add device ids new GFX devices\n\nChange-Id: I8d4e4ff97db1b1efee4eeabed4fd638cc3c574a1\nSigned-off-by: Dongwon Kim \u003cdongwon.kim@intel.com\u003e\n" }, { "commit": "8b7394754018dcad181597b8a1c60cd9e9961c8c", "tree": "0d00c0a15af7592da51c40665463f8e6cf60ced1", "parents": [ "3ec6a0cd4e63cb59eeeeac4fbc3235a7aa19fb7b" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 12 17:47:55 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri Mar 13 00:18:28 2020 -0700" }, "message": "Unused MOCS Default Programming(L3+LLC)\n\nMark Unused MOCS Indices to L3,LLC Cacheable\n\nChange-Id: Ie7905e8670a898380a674cd68ebccbc2496a5573\n" }, { "commit": "3ec6a0cd4e63cb59eeeeac4fbc3235a7aa19fb7b", "tree": "1b5d124f6518c47fb894cbf433ec7b0acaf13105", "parents": [ "e8d18d62e6ff0f98169079b944366f06fb1debd5" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 12 18:46:50 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Thu Mar 12 23:07:14 2020 -0700" }, "message": "64k-alignment for UV plane only if compressed\n\nChange-Id: I161324d9e6012fdc7bc31e62ade904f9bf1aa1a3\n" }, { "commit": "e8d18d62e6ff0f98169079b944366f06fb1debd5", "tree": "871754f05a4c76c764606da5c2e6e6e55b9bbef6", "parents": [ "879f3044c4bde12dff3c72f2a073ae9506f7fc52" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 12 17:34:04 2020 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Mar 12 17:34:04 2020 +0530" }, "message": "Fix mip tail start LOD\n\nGMM returns 32bit max instead of 4-bit max for\nSurfaceState.MipTailStartLOD\n\nChange-Id: I9e8c4b4cd80fbe62769e59d0e3130fc26acf6f6e\n" }, { "commit": "879f3044c4bde12dff3c72f2a073ae9506f7fc52", "tree": "486e3b03fd3244853116d17e4b953e6dbe53b69f", "parents": [ "8ec76964db6386cf2c7e5f5fd812d89729ebe0a0" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Jan 16 02:33:03 2020 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Wed Jan 29 02:29:12 2020 -0800" }, "message": "Add JSL N PCH DIDs range for JSL+ Rev02\n\nChange-Id: I185b068d2e5f539190ffa60a1ebb993686af1eb1\n" }, { "commit": "8ec76964db6386cf2c7e5f5fd812d89729ebe0a0", "tree": "6e8d65775aca41f540484b286a81241cb0019b37", "parents": [ "ebfcfd565031dbd7b45089d9054cd44a501f14a9" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Dec 05 16:47:51 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Jan 27 16:33:07 2020 +0530" }, "message": "Fix for Android.\n\nChange-Id: I52d9bc5cb57381243ae730decffb3fe6baab6b30\n" }, { "commit": "ebfcfd565031dbd7b45089d9054cd44a501f14a9", "tree": "72e22b461a4419373895dffd427747f7818aef35", "parents": [ "eb2db6fbf85e37cb9475b565f8dfe9ca4e69227d" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Sat Dec 14 06:31:20 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Dec 20 11:39:27 2019 +0530" }, "message": "Fixing the ABI break\n\nRevert of ABI break which was introduced in 19.3.4.\nAdded two new API to interact with Library without any ABI break.\n\nFixes:Commit Id 94306f5\nChange-Id: I6f76c5c6a4f518d6907016890ee6fc6246cc8491\n" }, { "commit": "eb2db6fbf85e37cb9475b565f8dfe9ca4e69227d", "tree": "4a94b83e22f26a807d1459df47cecbfd0e98868b", "parents": [ "63c625d1591495cb23cc10f6e31b1cc209776b1d" ], "author": { "name": "Dmitry Rogozhkin", "email": "dmitry.v.rogozhkin@intel.com", "time": "Thu Dec 12 11:17:07 2019 -0800" }, "committer": { "name": "Dmitry Rogozhkin", "email": "dmitry.v.rogozhkin@intel.com", "time": "Thu Dec 12 11:45:01 2019 -0800" }, "message": "Fixing API versioning as 11.1\n\nMajor API version was incorrectly bumped to 12 while there was no\nABI changes. This commit gets it back to 11 and bumps minor version\ninstead.\n\nFixes: 94306f5 (\"Initial Multi adapter changes\")\n\nChange-Id: Id2dc7d1e7a2dd0b9861a09e53822b0f088762f49\nSigned-off-by: Dmitry Rogozhkin \u003cdmitry.v.rogozhkin@intel.com\u003e\n" }, { "commit": "63c625d1591495cb23cc10f6e31b1cc209776b1d", "tree": "5f7aaf21940a5550d15108b2261254a943202e4f", "parents": [ "d4028a165ca907047feee0ccf4879df4ce7eee28" ], "author": { "name": "priyankg", "email": "priyank.gupta@intel.com", "time": "Mon Dec 02 13:34:27 2019 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Sun Dec 08 23:27:10 2019 -0800" }, "message": "Fix aux mapping issue\n\nChange-Id: I0414bcab07012a718a27e35987e28774948418d2\n" }, { "commit": "d4028a165ca907047feee0ccf4879df4ce7eee28", "tree": "041b9d615f1045ad07b000f7806d7b76dbe42d2f", "parents": [ "ce77e6ecb3b383b67b2b2624306219165fd1cfc3" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Dec 05 16:17:59 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Dec 05 16:17:59 2019 +0530" }, "message": "Adding JSL Device IDs\n\nChange-Id: Icaffaaa6851887c0ddb6edf6fd7129475f6b8b15\n" }, { "commit": "ce77e6ecb3b383b67b2b2624306219165fd1cfc3", "tree": "2af14e842bd71181905f323563aa4b9e48b9434d", "parents": [ "f78be970a6c3aef6d0347159f9c3f250421af16c" ], "author": { "name": "priyankg", "email": "priyank.gupta@intel.com", "time": "Mon Nov 25 10:28:18 2019 +0530" }, "committer": { "name": "priyankg", "email": "priyank.gupta@intel.com", "time": "Mon Nov 25 10:28:18 2019 +0530" }, "message": "Upstream PCH ID s for TGL_H to open source\n\nChange-Id: Ib162deb36106028f29aceecdd4764720def57fd2\n" }, { "commit": "f78be970a6c3aef6d0347159f9c3f250421af16c", "tree": "a3b4e3863e863d5c9e57d2fee59cdb68125243cd", "parents": [ "41a3dc984d9edf4215d54fa385fa3512706617a5" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Nov 15 16:00:44 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Fri Nov 15 16:00:44 2019 +0530" }, "message": "Header file inclusion\n\nChange-Id: I1079f2087b03bb0429e13cfcb87c5c11a356026a\n" }, { "commit": "41a3dc984d9edf4215d54fa385fa3512706617a5", "tree": "ab2033a1f8c5fd9d4636882a640ee165955fb79b", "parents": [ "94306f5443b97d9762dbb35ba65b341ee3e91cf0" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Nov 14 17:07:22 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Nov 14 17:07:22 2019 +0530" }, "message": "Fix for resource creation failure.\n\nChange-Id: Id2e2f397eec8f67fba687591cbf2301597bddb0b\n" }, { "commit": "94306f5443b97d9762dbb35ba65b341ee3e91cf0", "tree": "b8a7752df8dd6c6574c315e1bbd08aa08ff5db60", "parents": [ "77699a1c8c44884bf39fc609772b734621e120a3" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Oct 22 14:44:49 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Oct 22 15:05:14 2019 +0530" }, "message": "Initial Multi adapter changes.\n\nChange-Id: Iedfd8928e887c6412f8df9a2fba2aac13e285ef3\n" }, { "commit": "77699a1c8c44884bf39fc609772b734621e120a3", "tree": "71b7d96bcd27dbfb2372ac2491a2f5e6ea3e65f0", "parents": [ "5c9a0c42334c64d9d8dad9b9b83c41a2ecd08916" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Oct 14 13:51:46 2019 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Tue Oct 15 07:02:10 2019 -0700" }, "message": "Disable ULT for 32bit\n\nChange-Id: I6f6f800311146bf334f970461cdc7cc0801d4c7c\n" }, { "commit": "5c9a0c42334c64d9d8dad9b9b83c41a2ecd08916", "tree": "67ef7c4ccee3cfde36a1d2a911383522ed7bccae", "parents": [ "bda1dcff730bd503062421c17fe51a9a107538b9" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Oct 09 14:25:27 2019 +0530" }, "committer": { "name": "Shaik, Johnbasha", "email": "johnbasha.shaik@intel.com", "time": "Fri Oct 11 11:10:02 2019 -0700" }, "message": "Adding JSL Device IDs\n\nChange-Id: Ib9b1de09bcf912df5824f30636fad2bfbdbb6c55\n" }, { "commit": "bda1dcff730bd503062421c17fe51a9a107538b9", "tree": "fc6c065529a8abe59da6209b2f35605e0b625a8b", "parents": [ "a09c68fd3244eeeecffafe5ae19303e023aca027" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Sep 16 15:54:12 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Mon Sep 16 16:00:27 2019 +0530" }, "message": "Add new generic API in Clientcontext for getting DeviceCB\n and saving this in clientcontext for later use.\n\nunlink getting same info from the existing API\u0027s\nCreatePageatlbMgrObject. use the saved info\nfrom the ClientContext.\n\nChange-Id: I477db65c161701d002880ab04f874c2761f4d3e3\n" }, { "commit": "a09c68fd3244eeeecffafe5ae19303e023aca027", "tree": "ce0f7d099f90434ba8f1573ed72a8023d79a95f9", "parents": [ "b136069616d24a4a4d43fd947d592eca531abe4c" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Sep 12 12:19:30 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Sat Sep 14 08:02:31 2019 +0530" }, "message": "Add Pagetable manager and auxtable support.\n\nChange-Id: I429b52a70c77fc304c65d28d42b18f99b01116d5\n" }, { "commit": "b136069616d24a4a4d43fd947d592eca531abe4c", "tree": "026010d8c4b5932478e78af99a5b7d532c98fe15", "parents": [ "19ab5207419aed944a37c07087a2e2274e70621e" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Aug 29 12:01:18 2019 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri Sep 13 22:48:13 2019 -0700" }, "message": "Add TGL_LP support\n\nChange-Id: I522eeb8ea285eb900890ecf454ee12ed30f867f2\n" }, { "commit": "19ab5207419aed944a37c07087a2e2274e70621e", "tree": "bce30ea6b17fdd908c507ac32475709e429a7083", "parents": [ "2d58b09a0af3b76ad965be7228aa9eca20e9380e" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Sep 04 15:17:28 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Sep 04 15:17:28 2019 +0530" }, "message": "Fix static MOCS table for Gen9 Atom platforms\n\nDescription: Static MOCS table for Gen9 Atom platforms had a bug where\nit was setting LRUM/Age to 0 for MOCS index 2. This patch fixes this\nissue.\n\nChange-Id: I6acc9236b2ee65cded23402b2d322c72661051ee\n" }, { "commit": "2d58b09a0af3b76ad965be7228aa9eca20e9380e", "tree": "4f3050cff1e35651e5cd79e9d9327b68ffbe74a5", "parents": [ "3cef9080d40dba066fc065a06e72382f17ec228f" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Aug 29 16:20:38 2019 +0530" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Thu Aug 29 22:54:51 2019 -0700" }, "message": "Fix FtrLLCByPass usage in cache policies for Displayable resource\n\nDescription: When FtrLLCByPass is on, GMM should appropriately set SCF as per Ftr\nsupport for that platform. Fixing GMM MOCS table for #16/17 when Ftr is set -\n\nChange-Id: I3edaf50263214eae8c4cb1e22870e3083ae5ff20\n" }, { "commit": "3cef9080d40dba066fc065a06e72382f17ec228f", "tree": "d817d349954319fb2378c6014740c58b979b5d79", "parents": [ "e834bcd677382fbebb7749ccbd678d86a82bffd3" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Aug 29 12:41:36 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Aug 29 12:41:36 2019 +0530" }, "message": "Relaxing GMM restrictions to support VP9-VDEnc for higher resolutions for video buffers.\n\nAdding ICL Device ID\n\nChange-Id: I73a8c4ee851efac9c63b2ad309b8453393d505f8\n" }, { "commit": "e834bcd677382fbebb7749ccbd678d86a82bffd3", "tree": "1c5ad518d298a55e0a21ee8a0fc9242f38d39865", "parents": [ "34e506702742574e2fb821a91e961ee201007965" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jun 25 16:58:46 2019 -0700" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jun 25 16:58:46 2019 -0700" }, "message": "correct EHL product naming\n\nChange-Id: I70a77401594f7697f291c7d481be848d95412779\n" }, { "commit": "34e506702742574e2fb821a91e961ee201007965", "tree": "e01f13a75690c7c5eccfa28ebef652d62ce62286", "parents": [ "a235edeaf511ff40a8e09fd092773b1996989da4" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jun 25 13:56:23 2019 -0700" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jun 25 13:56:23 2019 -0700" }, "message": "Add/update EHL device id and product family info\n\nChange-Id: I7afef427e590118ed421a8738e8c9e7cb1536308\n" }, { "commit": "a235edeaf511ff40a8e09fd092773b1996989da4", "tree": "7c4383d36cd92ac0818b7bc92433ec97044e117b", "parents": [ "5384ab037e5590db4a47bd3bd4f3710c9676a487" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Wed Jun 19 13:17:34 2019 -0700" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Wed Jun 19 15:35:42 2019 -0700" }, "message": "Adding EHL Device IDs\n\nChange-Id: I78218f367a55842920d160151a521c7fa58077f4\n" }, { "commit": "5384ab037e5590db4a47bd3bd4f3710c9676a487", "tree": "7b152fdfaef8d59d9606b5e522b0b04ce3062bac", "parents": [ "5a931e80d9bc1da7967927fc2faf02def8bd1234" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Wed Jun 19 13:24:22 2019 -0700" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Wed Jun 19 13:26:49 2019 -0700" }, "message": "[GMM] Add cache policy for fix function encode and VP\n\n[VP] Update cache policy for VPP to seprate it for FF/RCS\n\nadd cache policy for downscaled surface for fix function\nencoder to seperate it from render engine cache config\n\nChange-Id: Ieea67cbaa2001562cbbf77d30def5e5da311468a\n" }, { "commit": "5a931e80d9bc1da7967927fc2faf02def8bd1234", "tree": "672a437167c4b9bfb122b0279d6c62a433f58c7f", "parents": [ "2818bfb6f46089dce037995d554d491e2c0b6b26" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Fri May 24 14:04:58 2019 -0700" }, "committer": { "name": "Prajapati, Dimpalben R", "email": "dimpalben.r.prajapati@intel.com", "time": "Fri May 24 14:09:34 2019 -0700" }, "message": "Fix for App crash in GmmLib Dll\n\nDescription:pGmmGlobalContext is null in the dump.\npGmmGlobalContext is getting destroyed before the completion\nof the GmmCreateSingletonContext due to some race condition between the threads.\nso here adding locking machanisim to avoide deleting the\npGmmGlobalContext before the GmmCreateSingletonContext function completion.\n\nChange-Id: Idd6cf645bc7cbf2d033955dc88650b6233689dd4\n" }, { "commit": "2818bfb6f46089dce037995d554d491e2c0b6b26", "tree": "e95534ce91fe29c97ed12c831f21fa2707156c93", "parents": [ "03202a0208630e5dcac1439b0ed0544167f91ece" ], "author": { "name": "Rengarajan, Janarthanan", "email": "janarthanan.rengarajan@intel.com", "time": "Thu May 23 14:38:49 2019 -0700" }, "committer": { "name": "Prajapati, Dimpalben R", "email": "dimpalben.r.prajapati@intel.com", "time": "Thu May 23 14:45:29 2019 -0700" }, "message": "Add Cachebility for Two Encode Buffers\n\nChange-Id: Id3c27503259f8fd2a242fca2bd01417426d5c91b\n" }, { "commit": "03202a0208630e5dcac1439b0ed0544167f91ece", "tree": "464488e12b1930ae703506ff05448294b2045960", "parents": [ "8feb8385a3c9bf82ae337e97578a0f478fcbddf7" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue May 21 13:01:21 2019 -0700" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue May 21 13:03:16 2019 -0700" }, "message": "Revert \"Disable L3 caching for media resources\"\n\nI915 kernel patch is ready in drm-intel-internal,\nmedia validation does not require this patch anymore\n\nThis reverts commit 50707fb182bc8fc8f9711d2c0da96f6ded1b8ef4.\n\nChange-Id: I17b75782a9964574ba609303a15922bbfce51c8d\n" }, { "commit": "8feb8385a3c9bf82ae337e97578a0f478fcbddf7", "tree": "cc687d4930fdedad9d56ff5fc67bf8f3ff24c2c5", "parents": [ "dbfd6eef06344cae36a91f3bb5718415a22703b9" ], "author": { "name": "Artur Harasimiuk", "email": "artur.harasimiuk@intel.com", "time": "Thu Apr 11 00:08:42 2019 +0200" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri May 10 09:49:45 2019 -0700" }, "message": "Fix GMMLIB_API_PATCH_VERSION setting when not defined as external\n\nFixes variable value dereference in cmake. Previously\nPATCH_VERSION was used literally instead of variable value.\n\nChange-Id: Ied1b2b86c94192c5493d89c8102ff765da2fae52\nSigned-off-by: Artur Harasimiuk \u003cartur.harasimiuk@intel.com\u003e\n" }, { "commit": "dbfd6eef06344cae36a91f3bb5718415a22703b9", "tree": "027c66d3275f26fc1f2d086bd6ea35df2255fc59", "parents": [ "74b87a1759b32053af03520b5f10312f40852523" ], "author": { "name": "Artur Harasimiuk", "email": "artur.harasimiuk@intel.com", "time": "Thu Feb 21 15:43:48 2019 +0100" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri May 10 09:49:24 2019 -0700" }, "message": "fix syntax for RPM package requirements\n\nhttps://github.com/intel/gmmlib/issues/40\n\nChange-Id: I622043b52aa52f706261aac0c6c03f938f573018\nSigned-off-by: Artur Harasimiuk \u003cartur.harasimiuk@intel.com\u003e\n" }, { "commit": "74b87a1759b32053af03520b5f10312f40852523", "tree": "b7495c915ad9c73cd27db03395cecf2fd02d19ba", "parents": [ "0e5e49651e7d4d427493df01611f18dd96c45b5d" ], "author": { "name": "Artur Harasimiuk", "email": "artur.harasimiuk@intel.com", "time": "Thu Apr 11 17:04:39 2019 +0200" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Thu May 09 14:09:38 2019 -0700" }, "message": "cpack: adding postinst and postrm\n\nAdding scripts to invoke ldconfig\n\nChange-Id: Ifdd59304fa0342967477e608bdf5e2ca42eed844\nSigned-off-by: Artur Harasimiuk \u003cartur.harasimiuk@intel.com\u003e\n" }, { "commit": "0e5e49651e7d4d427493df01611f18dd96c45b5d", "tree": "9cc0ccbc8e1f073994e96b236fc89d02c15e95ef", "parents": [ "04a402ff9b6a47633b65e4704af3572b0a100353" ], "author": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Fri Apr 26 11:17:28 2019 -0700" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Fri Apr 26 11:17:28 2019 -0700" }, "message": "Adding ICL Device ID\n\nChange-Id: I6d998b3c518f832ac2956f49435586e9745899b0\nSigned-off-by: drprajap \u003cdimpalben.r.prajapati@intel.com\u003e\n" }, { "commit": "04a402ff9b6a47633b65e4704af3572b0a100353", "tree": "f7bd9f6443b0a58fdd5713d5c69772cb2fa7e62d", "parents": [ "50707fb182bc8fc8f9711d2c0da96f6ded1b8ef4" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Apr 16 18:14:11 2019 +0530" }, "committer": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Tue Apr 16 18:18:39 2019 +0530" }, "message": "Relaxing GMM restrictions to support VP9-VDEnc for higher resolutions.\n\nChange-Id: I41abeea48bab6e58e332e3fcd5478464b8f63ac7\n" }, { "commit": "50707fb182bc8fc8f9711d2c0da96f6ded1b8ef4", "tree": "646c63be5928bbb944a722b48999c00d52e158ff", "parents": [ "afd15488255d6ebbdef099a2bc266b3070c4991f" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Thu Apr 11 11:58:24 2019 +0530" }, "committer": { "name": "Shaik, Johnbasha", "email": "johnbasha.shaik@intel.com", "time": "Wed Apr 10 23:41:17 2019 -0700" }, "message": "Disable L3 caching for media resources\n\nChange-Id: Ic75bbc7174a8320205784392d321b594c3cfea73\n" }, { "commit": "afd15488255d6ebbdef099a2bc266b3070c4991f", "tree": "049833de8ff371b3f8ab1d4d03a08ba4723ce820", "parents": [ "8294f6851ca0829deca7f97c851c8ed0439c94eb" ], "author": { "name": "Artur Harasimiuk", "email": "artur.harasimiuk@intel.com", "time": "Thu Jan 10 17:51:29 2019 +0100" }, "committer": { "name": "gbsbuild", "email": "gbsbuild@intel.com", "time": "Fri Apr 05 16:22:13 2019 -0700" }, "message": "added new cmake parameter GMMLIB_API_PATCH_VERSION\n\nadding this to allow creation of package with version independent from\nAPI version used in shared library name.\n\nChange-Id: I161755eb7e7680d02d018bc6531be96a1d97153b\nSigned-off-by: Artur Harasimiuk \u003cartur.harasimiuk@intel.com\u003e\n" }, { "commit": "8294f6851ca0829deca7f97c851c8ed0439c94eb", "tree": "1d3e1c053e543b64a858cf7b6ec65efb10176942", "parents": [ "e65dff38429f3eb2095e3b23b49e249f755a92b0" ], "author": { "name": "johnbasha shaik", "email": "johnbasha.shaik@intel.com", "time": "Wed Mar 27 13:44:49 2019 +0530" }, "committer": { "name": "Shaik, Johnbasha", "email": "johnbasha.shaik@intel.com", "time": "Wed Mar 27 21:31:26 2019 -0700" }, "message": "Adding Comet lake PCH and DeviceId\u0027s\n\nChange-Id: Id57a88b464a374cdeea465053ecb837bb37c3757\n" }, { "commit": "e65dff38429f3eb2095e3b23b49e249f755a92b0", "tree": "879da4b8191e8fa05e865ebaf270ab9b53477bb9", "parents": [ "ac68e2cebf9774b17bc8a4057d30959117222127" ], "author": { "name": "drprjap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jan 15 11:24:23 2019 -0800" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Fri Mar 22 15:40:04 2019 -0700" }, "message": "Gen11 Fixed MOCS table\n\nChange-Id: I8a357fcb00e3aa1414c7cfa7d6e2961d583fdec8\nSigned-off-by: drprajap \u003cdimpalben.r.prajapati@intel.com\u003e\n" }, { "commit": "ac68e2cebf9774b17bc8a4057d30959117222127", "tree": "bf9b4db82efbe77a83bab2e36f86633199a0b198", "parents": [ "8bee050d28f0d926551a0726ad50b66a59ae8b4d" ], "author": { "name": "johnbash", "email": "johnbasha.shaik@intel.com", "time": "Wed Oct 03 01:27:31 2018 -0700" }, "committer": { "name": "Prajapati, Dimpalben R", "email": "dimpalben.r.prajapati@intel.com", "time": "Mon Feb 25 11:32:05 2019 -0800" }, "message": "Renaming Gmm flag for ApertureOnly\n\nGMM_RESOURCE_FLAG::Info.ApertureOnly to GMM_RESOURCE_FLAG::Info.NonLocalOnly\nClients should use NonLocalOnly flag, ApertureOnly will be removed once\nall clients switch to using new flag\n\nChange-Id: I387a44dae87b111bb6aea8af3638909e8d6b92d3\n" }, { "commit": "8bee050d28f0d926551a0726ad50b66a59ae8b4d", "tree": "8ccf31e902a4579d5d75d2bdbfc473c22ee9b489", "parents": [ "19fa8823c3d71ad12154bdec3aa8808fd1b52085" ], "author": { "name": "drprjap", "email": "dimpalben.r.prajapati@intel.com", "time": "Tue Jan 29 15:41:43 2019 -0800" }, "committer": { "name": "drprajap", "email": "dimpalben.r.prajapati@intel.com", "time": "Thu Feb 14 10:58:49 2019 -0800" }, "message": "Adding Lakefield support\n\nRefactoring internal classes\n\nChange-Id: Ifd38919c99e6414b0b63fb8c26ccb84c32e062de\nSigned-off-by: drprjap \u003cdimpalben.r.prajapati@intel.com\u003e\n" } ], "next": "19fa8823c3d71ad12154bdec3aa8808fd1b52085" }