[roll] Roll fuchsia [pci] Allocate BARs in size-descending order Currently, BAR allocation can fail from a smaller BAR being allocated before a larger BAR, fragmenting the bridge window and preventing the larger BAR from allocating at the right alignment. Fix this by sorting all BARs by size descending before allocating. The original behavior of allocating BARs with firmware-assigned addresses first is retained (though now also be done in size descending order). This was discovered on an AMD Strix Halo, where one very large BAR occupies most of the available window, so allocating a smaller BAR before it would fragment the required alignment for the larger BAR and fail the large BAR's allocation. Test: AMD Strix Halo can successfully allocate its 64 GB BAR before the 256MB BAR in the same bridge window. Test: fx test pci-unit-test Original-Reviewed-on: https://fuchsia-review.googlesource.com/c/fuchsia/+/1570504 Original-Revision: f63d22a524a1858b9010c4166184cfc70c070075 GitOrigin-RevId: 90f354b06ecdb8e944576910a8f9a7b10d1e5dd0 Change-Id: Ib44fc406e436a6eabf127576bd057b9b797a053e
This repository contains Fuchsia's Global Integration manifest files.
All changes should be made to the internal version of this repository. Our infrastructure automatically updates this version when the internal one changes.
Currently all changes must be made by a Google employee. Non-Google employees wishing to make a change can ask for assistance in one of the communication channels documented at get involved.
First install Jiri.
Next run:
$ jiri init $ jiri import minimal https://fuchsia.googlesource.com/integration $ jiri update
Third party projects should have their own subdirectory in ./third_party.