| /****************************************************************************** |
| * |
| * Copyright(c) 2005 - 2014 Intel Corporation. All rights reserved. |
| * Copyright (C) 2016 - 2017 Intel Deutschland GmbH |
| * Copyright(c) 2018 Intel Corporation |
| * All rights reserved. |
| * |
| * Redistribution and use in source and binary forms, with or without |
| * modification, are permitted provided that the following conditions |
| * are met: |
| * |
| * * Redistributions of source code must retain the above copyright |
| * notice, this list of conditions and the following disclaimer. |
| * * Redistributions in binary form must reproduce the above copyright |
| * notice, this list of conditions and the following disclaimer in |
| * the documentation and/or other materials provided with the |
| * distribution. |
| * * Neither the name Intel Corporation nor the names of its |
| * contributors may be used to endorse or promote products derived |
| * from this software without specific prior written permission. |
| * |
| * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS |
| * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT |
| * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR |
| * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT |
| * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, |
| * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT |
| * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE |
| * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| * |
| *****************************************************************************/ |
| #ifndef SRC_CONNECTIVITY_WLAN_DRIVERS_THIRD_PARTY_INTEL_IWLWIFI_IWL_CONFIG_H_ |
| #define SRC_CONNECTIVITY_WLAN_DRIVERS_THIRD_PARTY_INTEL_IWLWIFI_IWL_CONFIG_H_ |
| |
| #include <stdbool.h> |
| |
| #include "third_party/iwlwifi/iwl-csr.h" |
| #include "third_party/iwlwifi/platform/compiler.h" |
| #include "third_party/iwlwifi/platform/ieee80211.h" |
| #include "third_party/iwlwifi/platform/kernel.h" |
| |
| enum iwl_device_family { |
| IWL_DEVICE_FAMILY_UNDEFINED, |
| IWL_DEVICE_FAMILY_1000, |
| IWL_DEVICE_FAMILY_100, |
| IWL_DEVICE_FAMILY_2000, |
| IWL_DEVICE_FAMILY_2030, |
| IWL_DEVICE_FAMILY_105, |
| IWL_DEVICE_FAMILY_135, |
| IWL_DEVICE_FAMILY_5000, |
| IWL_DEVICE_FAMILY_5150, |
| IWL_DEVICE_FAMILY_6000, |
| IWL_DEVICE_FAMILY_6000i, |
| IWL_DEVICE_FAMILY_6005, |
| IWL_DEVICE_FAMILY_6030, |
| IWL_DEVICE_FAMILY_6050, |
| IWL_DEVICE_FAMILY_6150, |
| IWL_DEVICE_FAMILY_7000, |
| IWL_DEVICE_FAMILY_8000, |
| IWL_DEVICE_FAMILY_9000, |
| IWL_DEVICE_FAMILY_22000, |
| IWL_DEVICE_FAMILY_22560, |
| }; |
| |
| /* |
| * LED mode |
| * IWL_LED_DEFAULT: use device default |
| * IWL_LED_RF_STATE: turn LED on/off based on RF state |
| * LED ON = RF ON |
| * LED OFF = RF OFF |
| * IWL_LED_BLINK: adjust led blink rate based on blink table |
| * IWL_LED_DISABLE: led disabled |
| */ |
| enum iwl_led_mode { |
| IWL_LED_DEFAULT, |
| IWL_LED_RF_STATE, |
| IWL_LED_BLINK, |
| IWL_LED_DISABLE, |
| }; |
| |
| /** |
| * enum iwl_nvm_type - nvm formats |
| * @IWL_NVM: the regular format |
| * @IWL_NVM_EXT: extended NVM format |
| * @IWL_NVM_SDP: NVM format used by 3168 series |
| */ |
| enum iwl_nvm_type { |
| IWL_NVM, |
| IWL_NVM_EXT, |
| IWL_NVM_SDP, |
| }; |
| |
| /* |
| * This is the threshold value of plcp error rate per 100mSecs. It is |
| * used to set and check for the validity of plcp_delta. |
| */ |
| #define IWL_MAX_PLCP_ERR_THRESHOLD_MIN 1 |
| #define IWL_MAX_PLCP_ERR_THRESHOLD_DEF 50 |
| #define IWL_MAX_PLCP_ERR_LONG_THRESHOLD_DEF 100 |
| #define IWL_MAX_PLCP_ERR_EXT_LONG_THRESHOLD_DEF 200 |
| #define IWL_MAX_PLCP_ERR_THRESHOLD_MAX 255 |
| #define IWL_MAX_PLCP_ERR_THRESHOLD_DISABLE 0 |
| |
| /* TX queue watchdog timeouts in mSecs */ |
| #define IWL_WATCHDOG_DISABLED 0 |
| #define IWL_DEF_WD_TIMEOUT ZX_MSEC(2500) |
| #define IWL_LONG_WD_TIMEOUT ZX_MSEC(10000) |
| #define IWL_MAX_WD_TIMEOUT ZX_MSEC(120000) |
| |
| #define IWL_DEFAULT_MAX_TX_POWER 22 |
| #define IWL_TX_CSUM_NETIF_FLAGS (NETIF_F_IPV6_CSUM | NETIF_F_IP_CSUM | NETIF_F_TSO | NETIF_F_TSO6) |
| |
| /* Antenna presence definitions */ |
| #define ANT_NONE 0x0 |
| #define ANT_INVALID 0xff |
| #define ANT_A BIT(0) |
| #define ANT_B BIT(1) |
| #define ANT_C BIT(2) |
| #define ANT_AB (ANT_A | ANT_B) |
| #define ANT_AC (ANT_A | ANT_C) |
| #define ANT_BC (ANT_B | ANT_C) |
| #define ANT_ABC (ANT_A | ANT_B | ANT_C) |
| #define MAX_ANT_NUM 3 |
| |
| static inline uint8_t num_of_ant(uint8_t mask) { |
| return !!((mask)&ANT_A) + !!((mask)&ANT_B) + !!((mask)&ANT_C); |
| } |
| |
| /* |
| * @max_ll_items: max number of OTP blocks |
| * @shadow_ram_support: shadow support for OTP memory |
| * @led_compensation: compensate on the led on/off time per HW according |
| * to the deviation to achieve the desired led frequency. |
| * The detail algorithm is described in iwl-led.c |
| * @wd_timeout: TX queues watchdog timeout |
| * @max_event_log_size: size of event log buffer size for ucode event logging |
| * @shadow_reg_enable: HW shadow register support |
| * @apmg_wake_up_wa: should the MAC access REQ be asserted when a command |
| * is in flight. This is due to a HW bug in 7260, 3160 and 7265. |
| * @scd_chain_ext_wa: should the chain extension feature in SCD be disabled. |
| * @max_tfd_queue_size: max number of entries in tfd queue. |
| */ |
| struct iwl_base_params { |
| zx_duration_t wd_timeout; |
| |
| uint16_t eeprom_size; |
| uint16_t max_event_log_size; |
| |
| uint8_t pll_cfg : 1, /* for iwl_pcie_apm_init() */ |
| shadow_ram_support : 1, shadow_reg_enable : 1, pcie_l1_allowed : 1, apmg_wake_up_wa : 1, |
| scd_chain_ext_wa : 1; |
| |
| uint16_t num_of_queues; /* def: HW dependent */ |
| uint32_t max_tfd_queue_size; /* def: HW dependent */ |
| |
| uint8_t max_ll_items; |
| uint8_t led_compensation; |
| }; |
| |
| /* |
| * @stbc: support Tx STBC and 1*SS Rx STBC |
| * @ldpc: support Tx/Rx with LDPC |
| * @use_rts_for_aggregation: use rts/cts protection for HT traffic |
| * @ht40_bands: bitmap of bands (using %NL80211_BAND_*) that support HT40 |
| */ |
| struct iwl_ht_params { |
| uint8_t ht_greenfield_support : 1, stbc : 1, ldpc : 1, use_rts_for_aggregation : 1; |
| uint8_t ht40_bands; |
| }; |
| |
| /* |
| * Tx-backoff threshold |
| * @temperature: The threshold in Celsius |
| * @backoff: The tx-backoff in uSec |
| */ |
| struct iwl_tt_tx_backoff { |
| int32_t temperature; |
| uint32_t backoff; |
| }; |
| |
| #define TT_TX_BACKOFF_SIZE 6 |
| |
| /** |
| * struct iwl_tt_params - thermal throttling parameters |
| * @ct_kill_entry: CT Kill entry threshold |
| * @ct_kill_exit: CT Kill exit threshold |
| * @ct_kill_duration: The time intervals (in uSec) in which the driver needs |
| * to checks whether to exit CT Kill. |
| * @dynamic_smps_entry: Dynamic SMPS entry threshold |
| * @dynamic_smps_exit: Dynamic SMPS exit threshold |
| * @tx_protection_entry: TX protection entry threshold |
| * @tx_protection_exit: TX protection exit threshold |
| * @tx_backoff: Array of thresholds for tx-backoff , in ascending order. |
| * @support_ct_kill: Support CT Kill? |
| * @support_dynamic_smps: Support dynamic SMPS? |
| * @support_tx_protection: Support tx protection? |
| * @support_tx_backoff: Support tx-backoff? |
| */ |
| struct iwl_tt_params { |
| uint32_t ct_kill_entry; |
| uint32_t ct_kill_exit; |
| uint32_t ct_kill_duration; |
| uint32_t dynamic_smps_entry; |
| uint32_t dynamic_smps_exit; |
| uint32_t tx_protection_entry; |
| uint32_t tx_protection_exit; |
| struct iwl_tt_tx_backoff tx_backoff[TT_TX_BACKOFF_SIZE]; |
| uint8_t support_ct_kill : 1, support_dynamic_smps : 1, support_tx_protection : 1, |
| support_tx_backoff : 1; |
| }; |
| |
| /* |
| * information on how to parse the EEPROM |
| */ |
| #define EEPROM_REG_BAND_1_CHANNELS 0x08 |
| #define EEPROM_REG_BAND_2_CHANNELS 0x26 |
| #define EEPROM_REG_BAND_3_CHANNELS 0x42 |
| #define EEPROM_REG_BAND_4_CHANNELS 0x5C |
| #define EEPROM_REG_BAND_5_CHANNELS 0x74 |
| #define EEPROM_REG_BAND_24_HT40_CHANNELS 0x82 |
| #define EEPROM_REG_BAND_52_HT40_CHANNELS 0x92 |
| #define EEPROM_6000_REG_BAND_24_HT40_CHANNELS 0x80 |
| #define EEPROM_REGULATORY_BAND_NO_HT40 0 |
| |
| /* lower blocks contain EEPROM image and calibration data */ |
| #define OTP_LOW_IMAGE_SIZE_2K (2 * 512 * sizeof(uint16_t)) /* 2 KB */ |
| #define OTP_LOW_IMAGE_SIZE_16K (16 * 512 * sizeof(uint16_t)) /* 16 KB */ |
| #define OTP_LOW_IMAGE_SIZE_32K (32 * 512 * sizeof(uint16_t)) /* 32 KB */ |
| |
| struct iwl_eeprom_params { |
| const uint8_t regulatory_bands[7]; |
| bool enhanced_txpower; |
| }; |
| |
| /* Tx-backoff power threshold |
| * @pwr: The power limit in mw |
| * @backoff: The tx-backoff in uSec |
| */ |
| struct iwl_pwr_tx_backoff { |
| uint32_t pwr; |
| uint32_t backoff; |
| }; |
| |
| /** |
| * struct iwl_csr_params |
| * |
| * @flag_sw_reset: reset the device |
| * @flag_mac_clock_ready: |
| * Indicates MAC (ucode processor, etc.) is powered up and can run. |
| * Internal resources are accessible. |
| * NOTE: This does not indicate that the processor is actually running. |
| * NOTE: This does not indicate that device has completed |
| * init or post-power-down restore of internal SRAM memory. |
| * Use CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP as indication that |
| * SRAM is restored and uCode is in normal operation mode. |
| * This note is relevant only for pre 5xxx devices. |
| * NOTE: After device reset, this bit remains "0" until host sets |
| * INIT_DONE |
| * @flag_init_done: Host sets this to put device into fully operational |
| * D0 power mode. Host resets this after SW_RESET to put device into |
| * low power mode. |
| * @flag_mac_access_req: Host sets this to request and maintain MAC wakeup, |
| * to allow host access to device-internal resources. Host must wait for |
| * mac_clock_ready (and !GOING_TO_SLEEP) before accessing non-CSR device |
| * registers. |
| * @flag_val_mac_access_en: mac access is enabled |
| * @flag_master_dis: disable master |
| * @flag_stop_master: stop master |
| * @addr_sw_reset: address for resetting the device |
| * @mac_addr0_otp: first part of MAC address from OTP |
| * @mac_addr1_otp: second part of MAC address from OTP |
| * @mac_addr0_strap: first part of MAC address from strap |
| * @mac_addr1_strap: second part of MAC address from strap |
| */ |
| struct iwl_csr_params { |
| uint8_t flag_sw_reset; |
| uint8_t flag_mac_clock_ready; |
| uint8_t flag_init_done; |
| uint8_t flag_mac_access_req; |
| uint8_t flag_val_mac_access_en; |
| uint8_t flag_master_dis; |
| uint8_t flag_stop_master; |
| uint8_t addr_sw_reset; |
| uint32_t mac_addr0_otp; |
| uint32_t mac_addr1_otp; |
| uint32_t mac_addr0_strap; |
| uint32_t mac_addr1_strap; |
| }; |
| |
| /** |
| * struct iwl_cfg |
| * @name: Official name of the device |
| * @fw_name_pre: Firmware filename prefix. The api version and extension |
| * (.ucode) will be added to filename before loading from disk. The |
| * filename is constructed as fw_name_pre<api>.ucode. |
| * @ucode_api_max: Highest version of uCode API supported by driver. |
| * @ucode_api_min: Lowest version of uCode API supported by driver. |
| * @max_inst_size: The maximal length of the fw inst section (only DVM) |
| * @max_data_size: The maximal length of the fw data section (only DVM) |
| * @valid_tx_ant: valid transmit antenna |
| * @valid_rx_ant: valid receive antenna |
| * @non_shared_ant: the antenna that is for WiFi only |
| * @nvm_ver: NVM version |
| * @nvm_calib_ver: NVM calibration version |
| * @lib: pointer to the lib ops |
| * @base_params: pointer to basic parameters |
| * @ht_params: point to ht parameters |
| * @led_mode: 0=blinking, 1=On(RF On)/Off(RF Off) |
| * @rx_with_siso_diversity: 1x1 device with rx antenna diversity |
| * @internal_wimax_coex: internal wifi/wimax combo device |
| * @high_temp: Is this NIC is designated to be in high temperature. |
| * @host_interrupt_operation_mode: device needs host interrupt operation |
| * mode set |
| * @nvm_hw_section_num: the ID of the HW NVM section |
| * @mac_addr_from_csr: read HW address from CSR registers |
| * @features: hw features, any combination of feature_whitelist |
| * @pwr_tx_backoffs: translation table between power limits and backoffs |
| * @csr: csr flags and addresses that are different across devices |
| * @max_rx_agg_size: max RX aggregation size of the ADDBA request/response |
| * @max_tx_agg_size: max TX aggregation size of the ADDBA request/response |
| * @max_ht_ampdu_factor: the exponent of the max length of A-MPDU that the |
| * station can receive in HT |
| * @max_vht_ampdu_exponent: the exponent of the max length of A-MPDU that the |
| * station can receive in VHT |
| * @dccm_offset: offset from which DCCM begins |
| * @dccm_len: length of DCCM (including runtime stack CCM) |
| * @dccm2_offset: offset from which the second DCCM begins |
| * @dccm2_len: length of the second DCCM |
| * @smem_offset: offset from which the SMEM begins |
| * @smem_len: the length of SMEM |
| * @mq_rx_supported: multi-queue rx support |
| * @vht_mu_mimo_supported: VHT MU-MIMO support |
| * @rf_id: need to read rf_id to determine the firmware image |
| * @integrated: discrete or integrated |
| * @gen2: 22000 and on transport operation |
| * @cdb: CDB support |
| * @nvm_type: see &enum iwl_nvm_type |
| * @d3_debug_data_base_addr: base address where D3 debug data is stored |
| * @d3_debug_data_length: length of the D3 debug data |
| * |
| * We enable the driver to be backward compatible wrt. hardware features. |
| * API differences in uCode shouldn't be handled here but through TLVs |
| * and/or the uCode API version instead. |
| */ |
| struct iwl_cfg { |
| /* params specific to an individual device within a device family */ |
| const char* name; |
| const char* fw_name_pre; |
| /* params not likely to change within a device family */ |
| const struct iwl_base_params* base_params; |
| /* params likely to change within a device family */ |
| const struct iwl_ht_params* ht_params; |
| const struct iwl_eeprom_params* eeprom_params; |
| const struct iwl_pwr_tx_backoff* pwr_tx_backoffs; |
| const char* default_nvm_file_C_step; |
| const struct iwl_tt_params* thermal_params; |
| const struct iwl_csr_params* csr; |
| enum iwl_device_family device_family; |
| enum iwl_led_mode led_mode; |
| enum iwl_nvm_type nvm_type; |
| uint32_t max_data_size; |
| uint32_t max_inst_size; |
| netdev_features_t features; |
| uint32_t dccm_offset; |
| uint32_t dccm_len; |
| uint32_t dccm2_offset; |
| uint32_t dccm2_len; |
| uint32_t smem_offset; |
| uint32_t smem_len; |
| uint32_t soc_latency; |
| uint16_t nvm_ver; |
| uint16_t nvm_calib_ver; |
| uint32_t rx_with_siso_diversity : 1, bt_shared_single_ant : 1, internal_wimax_coex : 1, |
| host_interrupt_operation_mode : 1, high_temp : 1, mac_addr_from_csr : 1, |
| lp_xtal_workaround : 1, disable_dummy_notification : 1, apmg_not_supported : 1, |
| mq_rx_supported : 1, vht_mu_mimo_supported : 1, rf_id : 1, integrated : 1, use_tfh : 1, |
| gen2 : 1, cdb : 1, dbgc_supported : 1; |
| uint8_t valid_tx_ant; |
| uint8_t valid_rx_ant; |
| uint8_t non_shared_ant; |
| uint8_t nvm_hw_section_num; |
| uint8_t max_rx_agg_size; |
| uint8_t max_tx_agg_size; |
| uint8_t max_ht_ampdu_exponent; |
| uint8_t max_vht_ampdu_exponent; |
| uint8_t ucode_api_max; |
| uint8_t ucode_api_min; |
| uint32_t min_umac_error_event_table; |
| uint32_t extra_phy_cfg_flags; |
| uint32_t d3_debug_data_base_addr; |
| uint32_t d3_debug_data_length; |
| }; |
| |
| static const struct iwl_csr_params iwl_csr_v1 = { |
| .flag_sw_reset = 7, |
| .flag_mac_clock_ready = 0, |
| .flag_init_done = 2, |
| .flag_mac_access_req = 3, |
| .flag_val_mac_access_en = 0, |
| .flag_master_dis = 8, |
| .flag_stop_master = 9, |
| .addr_sw_reset = (CSR_BASE + 0x020), |
| .mac_addr0_otp = 0x380, |
| .mac_addr1_otp = 0x384, |
| .mac_addr0_strap = 0x388, |
| .mac_addr1_strap = 0x38C, |
| }; |
| |
| static const struct iwl_csr_params iwl_csr_v2 = { |
| .flag_sw_reset = 31, |
| .flag_mac_clock_ready = 20, |
| .flag_init_done = 6, |
| .flag_mac_access_req = 21, |
| .flag_val_mac_access_en = 20, |
| .flag_master_dis = 28, |
| .flag_stop_master = 29, |
| .addr_sw_reset = (CSR_BASE + 0x024), |
| .mac_addr0_otp = 0x30, |
| .mac_addr1_otp = 0x34, |
| .mac_addr0_strap = 0x38, |
| .mac_addr1_strap = 0x3C, |
| }; |
| |
| /* |
| * This list declares the config structures for all devices. |
| */ |
| #if IS_ENABLED(CPTCFG_IWLDVM) |
| extern const struct iwl_cfg iwl5300_agn_cfg; |
| extern const struct iwl_cfg iwl5100_agn_cfg; |
| extern const struct iwl_cfg iwl5350_agn_cfg; |
| extern const struct iwl_cfg iwl5100_bgn_cfg; |
| extern const struct iwl_cfg iwl5100_abg_cfg; |
| extern const struct iwl_cfg iwl5150_agn_cfg; |
| extern const struct iwl_cfg iwl5150_abg_cfg; |
| extern const struct iwl_cfg iwl6005_2agn_cfg; |
| extern const struct iwl_cfg iwl6005_2abg_cfg; |
| extern const struct iwl_cfg iwl6005_2bg_cfg; |
| extern const struct iwl_cfg iwl6005_2agn_sff_cfg; |
| extern const struct iwl_cfg iwl6005_2agn_d_cfg; |
| extern const struct iwl_cfg iwl6005_2agn_mow1_cfg; |
| extern const struct iwl_cfg iwl6005_2agn_mow2_cfg; |
| extern const struct iwl_cfg iwl1030_bgn_cfg; |
| extern const struct iwl_cfg iwl1030_bg_cfg; |
| extern const struct iwl_cfg iwl6030_2agn_cfg; |
| extern const struct iwl_cfg iwl6030_2abg_cfg; |
| extern const struct iwl_cfg iwl6030_2bgn_cfg; |
| extern const struct iwl_cfg iwl6030_2bg_cfg; |
| extern const struct iwl_cfg iwl6000i_2agn_cfg; |
| extern const struct iwl_cfg iwl6000i_2abg_cfg; |
| extern const struct iwl_cfg iwl6000i_2bg_cfg; |
| extern const struct iwl_cfg iwl6000_3agn_cfg; |
| extern const struct iwl_cfg iwl6050_2agn_cfg; |
| extern const struct iwl_cfg iwl6050_2abg_cfg; |
| extern const struct iwl_cfg iwl6150_bgn_cfg; |
| extern const struct iwl_cfg iwl6150_bg_cfg; |
| extern const struct iwl_cfg iwl1000_bgn_cfg; |
| extern const struct iwl_cfg iwl1000_bg_cfg; |
| extern const struct iwl_cfg iwl100_bgn_cfg; |
| extern const struct iwl_cfg iwl100_bg_cfg; |
| extern const struct iwl_cfg iwl130_bgn_cfg; |
| extern const struct iwl_cfg iwl130_bg_cfg; |
| extern const struct iwl_cfg iwl2000_2bgn_cfg; |
| extern const struct iwl_cfg iwl2000_2bgn_d_cfg; |
| extern const struct iwl_cfg iwl2030_2bgn_cfg; |
| extern const struct iwl_cfg iwl6035_2agn_cfg; |
| extern const struct iwl_cfg iwl6035_2agn_sff_cfg; |
| extern const struct iwl_cfg iwl105_bgn_cfg; |
| extern const struct iwl_cfg iwl105_bgn_d_cfg; |
| extern const struct iwl_cfg iwl135_bgn_cfg; |
| #endif /* CPTCFG_IWLDVM */ |
| #ifdef CPTCFG_IWLMVM |
| extern const struct iwl_cfg iwl7260_2ac_cfg; |
| extern const struct iwl_cfg iwl7260_2ac_cfg_high_temp; |
| extern const struct iwl_cfg iwl7260_2n_cfg; |
| extern const struct iwl_cfg iwl7260_n_cfg; |
| extern const struct iwl_cfg iwl3160_2ac_cfg; |
| extern const struct iwl_cfg iwl3160_2n_cfg; |
| extern const struct iwl_cfg iwl3160_n_cfg; |
| extern const struct iwl_cfg iwl3165_2ac_cfg; |
| extern const struct iwl_cfg iwl3168_2ac_cfg; |
| extern const struct iwl_cfg iwl7265_2ac_cfg; |
| extern const struct iwl_cfg iwl7265_2n_cfg; |
| extern const struct iwl_cfg iwl7265_n_cfg; |
| extern const struct iwl_cfg iwl7265d_2ac_cfg; |
| extern const struct iwl_cfg iwl7265d_2n_cfg; |
| extern const struct iwl_cfg iwl7265d_n_cfg; |
| extern const struct iwl_cfg iwl8260_2n_cfg; |
| extern const struct iwl_cfg iwl8260_2ac_cfg; |
| extern const struct iwl_cfg iwl8265_2ac_cfg; |
| extern const struct iwl_cfg iwl8275_2ac_cfg; |
| extern const struct iwl_cfg iwl4165_2ac_cfg; |
| #endif /* CPTCFG_IWLMVM */ |
| #if defined(CPTCFG_IWLMVM) || defined(CPTCFG_IWLFMAC) |
| extern const struct iwl_cfg iwl9160_2ac_cfg; |
| extern const struct iwl_cfg iwl9260_2ac_cfg; |
| extern const struct iwl_cfg iwl9260_killer_2ac_cfg; |
| extern const struct iwl_cfg iwl9270_2ac_cfg; |
| extern const struct iwl_cfg iwl9460_2ac_cfg; |
| extern const struct iwl_cfg iwl9560_2ac_cfg; |
| extern const struct iwl_cfg iwl9460_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9461_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9462_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9560_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9560_killer_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9560_killer_s_2ac_cfg_soc; |
| extern const struct iwl_cfg iwl9460_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl9461_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl9462_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl9560_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl9560_killer_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl9560_killer_s_2ac_cfg_shared_clk; |
| extern const struct iwl_cfg iwl22000_2ac_cfg_hr; |
| extern const struct iwl_cfg iwl22000_2ac_cfg_hr_cdb; |
| extern const struct iwl_cfg iwl22000_2ac_cfg_jf; |
| extern const struct iwl_cfg iwl22560_2ax_cfg_hr; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_hr; |
| extern const struct iwl_cfg iwl22260_2ax_cfg; |
| extern const struct iwl_cfg killer1650s_2ax_cfg_qu_b0_hr_b0; |
| extern const struct iwl_cfg killer1650i_2ax_cfg_qu_b0_hr_b0; |
| extern const struct iwl_cfg killer1650x_2ax_cfg; |
| extern const struct iwl_cfg killer1650w_2ax_cfg; |
| extern const struct iwl_cfg iwl9461_2ac_cfg_qu_b0_jf_b0; |
| extern const struct iwl_cfg iwl9462_2ac_cfg_qu_b0_jf_b0; |
| extern const struct iwl_cfg iwl9560_2ac_cfg_qu_b0_jf_b0; |
| extern const struct iwl_cfg killer1550i_2ac_cfg_qu_b0_jf_b0; |
| extern const struct iwl_cfg killer1550s_2ac_cfg_qu_b0_jf_b0; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_jf; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_a0_f0; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_b0_f0; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_b0; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_jf_b0; |
| extern const struct iwl_cfg iwl22000_2ax_cfg_qnj_hr_a0; |
| extern const struct iwl_cfg iwl22560_2ax_cfg_su_cdb; |
| #endif /* CPTCFG_IWLMVM || CPTCFG_IWLFMAC */ |
| |
| #endif // SRC_CONNECTIVITY_WLAN_DRIVERS_THIRD_PARTY_INTEL_IWLWIFI_IWL_CONFIG_H_ |
